CN108829440A - It is a kind of that Logical Configuration array is switched into the exectorial method and system of logic - Google Patents
It is a kind of that Logical Configuration array is switched into the exectorial method and system of logic Download PDFInfo
- Publication number
- CN108829440A CN108829440A CN201810552166.2A CN201810552166A CN108829440A CN 108829440 A CN108829440 A CN 108829440A CN 201810552166 A CN201810552166 A CN 201810552166A CN 108829440 A CN108829440 A CN 108829440A
- Authority
- CN
- China
- Prior art keywords
- array
- functional block
- computation sequence
- sequence array
- task
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/30029—Logical and Boolean instructions, e.g. XOR, NOT
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The present invention, which provides, a kind of switchs to the exectorial method and system of logic for Logical Configuration array, create array, table address including the input/output relation value functional block relationship array for storing each functional block, for storing the program page computation sequence array of the table address of each functional block relationship array and for storing each program page computation sequence array；The good logical relation of configuration and specific input and output value are stored in corresponding array；Sequential scanning array, the specific algorithm write in advance according to each functional block successively executes each functional block content, to realize logical operation, scanning sequency is：Task pages computation sequence array → program page computation sequence array → functional block relationship array.The present invention indicates logical relation complicated between each functional block by array, and each array is parsed by sequential scanning array, executes the content of functional block, to realize logical operation, is simple and efficient, and is suitable for any hardware control.
Description
Technical field
It is the present invention relates to industrial control automation field, in particular to a kind of Logical Configuration array is switched into logic to execute life
The method of order.
Background technique
With the continuous improvement of industrial automatization, PLC/DCS/IPC/ARM etc. using more and more extensive, but simultaneously
It is also higher and higher to the technical requirements of PLC/DCS/IPC/ARM etc..Durings using PLC/DCS/IPC/ARM etc., engineering
The thinking of Shi Yunyong circuit theory builds logical relation to come, and is then downloaded by the execution sentence that programming software is compiled into computer
PLC/DCS/IPC/ARM etc. is arrived, the order of downloading is executed by PLC/DCS/IPC/ARM etc., and engineer is desired to patrol to reach
Collect relationship effect.
Since different controller producers uses oneself programming software, due to the factor of software and hardware design architecture,
For a same logical relation, different execution sentences is shown, so that user needs same logical relation to use
Different execution sentence is realized, the versatility of logic is greatly reduced.
Summary of the invention
The technical problem to be solved in the present invention, is to provide and a kind of Logical Configuration array is switched to the exectorial side of logic
Method and system indicate logical relation complicated between each functional block by array, are parsed by sequential scanning array each
Data in array, execute the content of functional block, to realize logical operation, greatly reduce the work complexity of engineer,
Efficiency is improved, and is suitable for any hardware control.
What the method for the present invention was realized in：It is a kind of that Logical Configuration array is switched into the exectorial method of logic, including：
Step S1, creation array, including functional block relationship array, program page computation sequence array and task pages calculating are suitable
Ordinal number group, wherein：
The functional block relationship array stores the input/output relation value of each functional block；
Described program page computation sequence array stores the table address of functional block relationship array；
The task pages computation sequence array stores the table address of program page computation sequence array；
Step S2, the good logical relation of configuration and specific input and output value are stored in corresponding array；
Step S3, sequential scanning array successively executes functional block according to the specific algorithm that each functional block writes in advance
Content, to realize logical operation, scanning sequency is：Task pages computation sequence array → program page computation sequence array → function
Block relationship array.
Further, when scanning the task pages computation sequence array, according to the program page computation sequence number stored
The table address of group, which is jumped into corresponding program page computation sequence array, to be continued to scan on；In scanning described program page computation sequence array
When, it is jumped into corresponding functional block relationship array and is continued to scan on according to the table address for the functional block relationship array stored；It is sweeping
When retouching the functional block relationship array, according to the input/output relation value for storing each functional block, the defeated of functional block is first passed through
Enter after pinout information calling function block algorithm calculated, then by the output pin of calculated result processing to functional block.
Further, the array may also include main task computation sequence array, and the main task computation sequence array is deposited
Put the table address of each task pages computation sequence array；Then scanning sequency is：Main task computation sequence array → task pages meter
Calculation sequence array → program page computation sequence array → functional block relationship array；When the scanning main task computation sequence array
When, it is jumped into corresponding task pages computation sequence array according to the table address for the task pages computation sequence array stored and continues to sweep
It retouches.
What present system was realized in：It is a kind of that Logical Configuration array is switched into the exectorial system of logic, including：
Array module is created, for creating array, including functional block relationship array, program page computation sequence array and is appointed
Business page computation sequence array, wherein：
The functional block relationship array stores the input/output relation value of each functional block；
Described program page computation sequence array stores the table address of functional block relationship array；
The task pages computation sequence array stores the table address of program page computation sequence array；
Configuration module, for the logical relation and each specific input and output value of functional block of setting of each functional block of configuration, together
When the good logical relation of configuration and the input and output value that sets are stored in corresponding array；
Execution module is scanned, sequential scanning array is used for, the specific algorithm write in advance according to each functional block is successively
Functional block content is executed, to realize logical operation, scanning sequency is：Task pages computation sequence array → program page computation sequence
Array → functional block relationship array.
Further, when scanning execution module is when scan the task pages computation sequence array, understand according to storing
The table address of program page computation sequence array is jumped into corresponding program page computation sequence array and is continued to scan on；Scanning the journey
When sequence page computation sequence array, corresponding functional block relationship number can be jumped into according to the table address for the functional block relationship array stored
It is continued to scan in group；It, can be by storing the input/output relation of each functional block when scanning the functional block relationship array
Value, first pass through functional block input pin information calling function block algorithm calculated after, then by calculated result processing to function
The output pin of block.
Further, the array may also include main task computation sequence array, and the main task computation sequence array is deposited
Put the table address of each task pages computation sequence array；Then scanning sequency is：Main task computation sequence array → task pages meter
Calculation sequence array → program page computation sequence array → functional block relationship array；When the scanning main task computation sequence array
When, it is jumped into corresponding task pages computation sequence array according to the table address for the task pages computation sequence array stored and continues to sweep
It retouches.
The invention has the advantages that：The present invention indicates logical relation complicated between each functional block by array,
The data in each array are parsed by sequential scanning array, convert the data into logical relation, execute the content of functional block, from
And realize logical operation, as long as identical logical relation, the numerical information of array are also identical, the result of execution is also just identical；
The work complexity for greatly reducing engineer, improves efficiency, and is suitable for any hardware control (including PLC/
DCS/IPC/ARM etc.).
Detailed description of the invention
The present invention is further illustrated in conjunction with the embodiments with reference to the accompanying drawings.
Fig. 1 is the method for the present invention execution flow chart.
Fig. 2 is the structural schematic diagram of functional block relationship array of the invention.
Fig. 3 is the structural schematic diagram of program page computation sequence array of the invention.
Fig. 4 is the structural schematic diagram of task pages computation sequence array of the invention.
Fig. 5 is the structural schematic diagram of main task computation sequence data of the invention.
Fig. 6 is the sequential schematic of scanning array of the invention.
Specific embodiment
Refering to Figure 1, of the invention switch to the exectorial method of logic for Logical Configuration array, including：
Step S1, creation array, including functional block relationship array, program page computation sequence array and task pages calculating are suitable
Ordinal number group, wherein：
As shown in Fig. 2, the functional block relationship array stores the input/output relation value of each functional block；
As shown in figure 3, described program page computation sequence array stores the table address of each functional block relationship array；
As shown in figure 4, the task pages computation sequence array stores the table address of each program page computation sequence array；
As shown in figure 5, in the particular embodiment, array of the invention may also include main task computation sequence array, institute
State the table address that main task computation sequence array stores each task pages computation sequence array；
Step S2, the good logical relation of configuration and specific input and output value are stored in corresponding array；
Step S3, as shown in fig. 6, sequential scanning array, the specific algorithm write in advance according to each functional block is successively
Functional block content is executed, to realize logical operation, wherein scanning sequency is：Main task computation sequence array → task pages meter
Calculation sequence array → program page computation sequence array → functional block relationship array.
When scanning the main task computation sequence array, according to the table address for the task pages computation sequence array stored
It jumps into corresponding task pages computation sequence array and continues to scan on；
When scanning the task pages computation sequence array, according to the table address for the program page computation sequence array stored
It jumps into corresponding program page computation sequence array and continues to scan on；
When scanning described program page computation sequence array, jumped into according to the table address for the functional block relationship array stored
It is continued to scan in corresponding functional block relationship array；
When scanning the functional block relationship array, according to the input/output relation value for storing each functional block, first lead to
Cross functional block input pin information calling function block algorithm calculated after, then by calculated result processing to functional block output
Pin.
According to aforementioned present invention method, as shown in Figures 1 to 6, the present invention also provides Logical Configuration array is switched to logic
Exectorial system, the system include：
Array module is created, for creating array, including functional block relationship array, program page computation sequence array and is appointed
Business page computation sequence array, wherein：
The functional block relationship array stores the input/output relation value of each functional block；
Described program page computation sequence array stores the table address of functional block relationship array；
The task pages computation sequence array stores the table address of program page computation sequence array；
In the particular embodiment, array of the invention may also include main task computation sequence array, the main task meter
Calculation sequence array stores the table address of each task pages computation sequence array；
Configuration module, for the logical relation and each specific input and output value of functional block of setting of each functional block of configuration, together
When the good logical relation of configuration and the input and output value that sets are stored in corresponding array；
Execution module is scanned, sequential scanning array is used for, the specific algorithm write in advance according to each functional block is successively
Functional block content is executed, to realize logical operation, scanning sequency is：Main task computation sequence array → task pages computation sequence
Array → program page computation sequence array → functional block relationship array.
When scanning the main task computation sequence array, according to the table address for the task pages computation sequence array stored
It jumps into corresponding task pages computation sequence array and continues to scan on；
When scanning execution module is when scanning the task pages computation sequence array, meeting is calculated according to the program page stored
The table address of sequence array is jumped into corresponding program page computation sequence array and is continued to scan on；
When scanning described program page computation sequence array, can be jumped according to the table address for the functional block relationship array stored
Enter and is continued to scan in corresponding functional block relationship array；
It, can be by storing the input/output relation value of each functional block, first when scanning the functional block relationship array
After being calculated by the input pin information calling function block algorithm of functional block, then by calculated result processing to the defeated of functional block
Pin out.
In conclusion the present invention indicates logical relation complicated between each functional block by array, by sequentially sweeping
Array is retouched to parse the data in each array, converts the data into logical relation, executes the content of functional block, to realize logic
Operation, as long as identical logical relation, the numerical information of array is also identical, and the result of execution is also just identical；It greatly reduces
The work complexity of engineer, improves efficiency, and is suitable for any hardware control (including PLC/DCS/IPC/
ARM etc.).
Although specific embodiments of the present invention have been described above, those familiar with the art should be managed
Solution, we are merely exemplary described specific embodiment, rather than for the restriction to the scope of the present invention, it is familiar with this
The technical staff in field should be covered of the invention according to modification and variation equivalent made by spirit of the invention
In scope of the claimed protection.
Claims (6)
1. a kind of switch to the exectorial method of logic for Logical Configuration array, it is characterised in that：Including：
Step S1, array, including functional block relationship array, program page computation sequence array and task pages computation sequence number are created
Group, wherein：
The functional block relationship array stores the input/output relation value of each functional block；
Described program page computation sequence array stores the table address of each functional block relationship array；
The task pages computation sequence array stores the table address of each program page computation sequence array；
Step S2, the good logical relation of configuration and specific input and output value are stored in corresponding array；
Step S3, sequential scanning array, the specific algorithm write in advance according to each functional block successively execute in each functional block
Hold, to realize logical operation, scanning sequency is：Task pages computation sequence array → program page computation sequence array → functional block
Relationship array.
A kind of Logical Configuration array is switched into the exectorial method of logic 2. according to claim 1, it is characterised in that：
When scanning the task pages computation sequence array, correspondence is jumped into according to the table address for the program page computation sequence array stored
Program page computation sequence array in continue to scan on；When scanning described program page computation sequence array, according to the function stored
The table address of energy block relationship array, which is jumped into corresponding functional block relationship array, to be continued to scan on；Scanning the functional block relationship number
When group, according to the input/output relation value for storing each functional block, the input pin information calling function of functional block is first passed through
After block algorithm is calculated, then by calculated result processing to functional block output pin.
A kind of Logical Configuration array is switched into the exectorial method of logic 3. according to claim 1, it is characterised in that：
The array may also include main task computation sequence array, and the main task computation sequence array is stored each task pages and calculated
The table address of sequence array；Then scanning sequency is：Main task computation sequence array → task pages computation sequence array → program page
Computation sequence array → functional block relationship array；When scanning the main task computation sequence array, according to storing for task
The table address of page computation sequence array, which is jumped into corresponding task pages computation sequence array, to be continued to scan on.
4. a kind of switch to the exectorial system of logic for Logical Configuration array, it is characterised in that：Including：
Array module is created, for creating array, including functional block relationship array, program page computation sequence array and task pages
Computation sequence array, wherein：
The functional block relationship array stores the input/output relation value of each functional block；
Described program page computation sequence array stores the table address of functional block relationship array；
The task pages computation sequence array stores the table address of program page computation sequence array；
Configuration module simultaneously will for the logical relation and each specific input and output value of functional block of setting of each functional block of configuration
The good logical relation of configuration and the input and output value set are stored in corresponding array；
Execution module is scanned, sequential scanning array is used for, the specific algorithm write in advance according to each functional block successively executes
Functional block content, to realize logical operation, scanning sequency is：Task pages computation sequence array → program page computation sequence array
→ functional block relationship array.
A kind of Logical Configuration array is switched into the exectorial system of logic 5. according to claim 4, it is characterised in that：
When scanning execution module is when scanning the task pages computation sequence array, meeting is according to the program page computation sequence array stored
Table address jump into corresponding program page computation sequence array and continue to scan on；In scanning described program page computation sequence array
When, it can be jumped into corresponding functional block relationship array and be continued to scan on according to the table address for the functional block relationship array stored；?
When scanning the functional block relationship array, functional block can be first passed through by storing the input/output relation value of each functional block
Input pin information calling function block algorithm calculated after, then by calculated result processing to functional block output pin.
A kind of Logical Configuration array is switched into the exectorial system of logic 6. according to claim 4, it is characterised in that：
The array may also include main task computation sequence array, and the main task computation sequence array is stored each task pages and calculated
The table address of sequence array；Then scanning sequency is：Main task computation sequence array → task pages computation sequence array → program page
Computation sequence array → functional block relationship array；When scanning the main task computation sequence array, according to storing for task
The table address of page computation sequence array, which is jumped into corresponding task pages computation sequence array, to be continued to scan on.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810552166.2A CN108829440B (en) | 2018-05-31 | 2018-05-31 | Method and system for converting logic configuration array into logic execution command |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810552166.2A CN108829440B (en) | 2018-05-31 | 2018-05-31 | Method and system for converting logic configuration array into logic execution command |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108829440A true CN108829440A (en) | 2018-11-16 |
| CN108829440B CN108829440B (en) | 2023-05-02 |
Family
ID=64145440
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810552166.2A Active CN108829440B (en) | 2018-05-31 | 2018-05-31 | Method and system for converting logic configuration array into logic execution command |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108829440B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110928602A (en) * | 2019-12-06 | 2020-03-27 | 浙江中控技术股份有限公司 | FBD program operation method and device |
| CN115827787A (en) * | 2023-02-15 | 2023-03-21 | 仁通融合(南京)信息技术有限公司 | Internet cloud intelligence library management method |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1313966A (en) * | 1998-06-25 | 2001-09-19 | 费希尔控制产品国际公司 | Function block apparatus for viewing data in a process control system |
| TW200501667A (en) * | 2003-04-17 | 2005-01-01 | Ibm | Method and apparatus for automatically configuring a computer for different local area networks |
| CN101135965A (en) * | 2006-08-29 | 2008-03-05 | 深圳达实智能股份有限公司 | Realization method of configuration control |
| CN101266475A (en) * | 2008-05-13 | 2008-09-17 | 四方电气(集团)有限公司 | Programmable logic control method based on on site bus communication |
| US20090254573A1 (en) * | 2008-04-04 | 2009-10-08 | General Motors Corporation | Plant floor event protocol and schema |
| CN101872184A (en) * | 2010-06-04 | 2010-10-27 | 南大傲拓科技江苏有限公司 | Programming and control method of sequence control diagram of programmable controller |
| CN102299933A (en) * | 2010-06-22 | 2011-12-28 | 中国国电集团公司 | Engineering configuration management method and system for distributed control system (DCS) |
| CN103745634A (en) * | 2013-12-21 | 2014-04-23 | 柳州职业技术学院 | PLC-based motor control experiment system and application method thereof |
| TW201511020A (en) * | 2013-03-15 | 2015-03-16 | Netlist Inc | Memory system with configurable error thresholds and failure analysis capability |
| CN106569801A (en) * | 2016-10-18 | 2017-04-19 | 中国运载火箭技术研究院 | Complex parameter-based configuration display control system |
| CN107888407A (en) * | 2016-11-18 | 2018-04-06 | 华中科技大学 | A kind of method of automatic configuration and device of restructural CANopen slave stations |
-
2018
- 2018-05-31 CN CN201810552166.2A patent/CN108829440B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1313966A (en) * | 1998-06-25 | 2001-09-19 | 费希尔控制产品国际公司 | Function block apparatus for viewing data in a process control system |
| TW200501667A (en) * | 2003-04-17 | 2005-01-01 | Ibm | Method and apparatus for automatically configuring a computer for different local area networks |
| CN101135965A (en) * | 2006-08-29 | 2008-03-05 | 深圳达实智能股份有限公司 | Realization method of configuration control |
| US20090254573A1 (en) * | 2008-04-04 | 2009-10-08 | General Motors Corporation | Plant floor event protocol and schema |
| CN101266475A (en) * | 2008-05-13 | 2008-09-17 | 四方电气(集团)有限公司 | Programmable logic control method based on on site bus communication |
| CN101872184A (en) * | 2010-06-04 | 2010-10-27 | 南大傲拓科技江苏有限公司 | Programming and control method of sequence control diagram of programmable controller |
| CN102299933A (en) * | 2010-06-22 | 2011-12-28 | 中国国电集团公司 | Engineering configuration management method and system for distributed control system (DCS) |
| TW201511020A (en) * | 2013-03-15 | 2015-03-16 | Netlist Inc | Memory system with configurable error thresholds and failure analysis capability |
| CN103745634A (en) * | 2013-12-21 | 2014-04-23 | 柳州职业技术学院 | PLC-based motor control experiment system and application method thereof |
| CN106569801A (en) * | 2016-10-18 | 2017-04-19 | 中国运载火箭技术研究院 | Complex parameter-based configuration display control system |
| CN107888407A (en) * | 2016-11-18 | 2018-04-06 | 华中科技大学 | A kind of method of automatic configuration and device of restructural CANopen slave stations |
Non-Patent Citations (1)
| Title |
|---|
| 马远佳: "一种集成组态的软PLC控制系统的研究", 《工业仪表与自动化装置》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110928602A (en) * | 2019-12-06 | 2020-03-27 | 浙江中控技术股份有限公司 | FBD program operation method and device |
| CN110928602B (en) * | 2019-12-06 | 2022-09-20 | 浙江中控技术股份有限公司 | FBD program operation method and device |
| CN115827787A (en) * | 2023-02-15 | 2023-03-21 | 仁通融合(南京)信息技术有限公司 | Internet cloud intelligence library management method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108829440B (en) | 2023-05-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6202197B1 (en) | Programmable digital signal processor integrated circuit device and method for designing custom circuits from same | |
| Lakhdhar et al. | Multiobjective optimization approach for a portable development of reconfigurable real-time systems: From specification to implementation | |
| Kozlowski et al. | Parallel controller synthesis using Petri nets | |
| US20120253479A1 (en) | System and Method for Creating a Graphical Control Programming Environment | |
| CN108829440A (en) | It is a kind of that Logical Configuration array is switched into the exectorial method and system of logic | |
| WO2020184129A1 (en) | Analysis device, analysis method, and analysis program | |
| CN108762751A (en) | A kind of logic figure configuration and the method and system for changing into data flow | |
| CN110704364A (en) | Automatic dynamic reconstruction method and system based on field programmable gate array | |
| Lord | Improving the application development process with modular visualization environments | |
| CN201867622U (en) | PLC (Programmable Logic Controller) sequence function module | |
| WO2020184085A1 (en) | Graph display device, graph display method, and graph display program | |
| Colombo et al. | Petri nets for designing manufacturing systems | |
| JP2008299763A (en) | Distributed object development tool | |
| CN102393814A (en) | System for generating configuration information of dynamic reconfigurable processor by software mode | |
| CN109522044B (en) | Motion control card configuration file generation method and device and computer readable memory | |
| WO2020184121A1 (en) | Graph display device, graph display method, and graph display program | |
| CN111061460B (en) | Universal software development platform based on embedded system | |
| WO2020184130A1 (en) | Graph display device, graph display method, and graph display program | |
| CN208424250U (en) | Control device for AGV motor | |
| Anand et al. | „Modeling and Simulation of Job Shop Scheduling Using Petri-Nets “ | |
| Chu et al. | Parallelizing subroutines in sequential programs | |
| Plachetka | Channel-Less Process Communication | |
| CN1087452C (en) | Programmable controller | |
| CN115390923A (en) | Multi-mode-based SIMD application efficient execution method and system | |
| CN109766092A (en) | A kind of method for visualizing and system based on Maven modularization building application |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20191210 Address after: 350100 third floor, e, workshop 2, No. 99, Gujing, mabao village, Shangjie Town, Minhou County, Fuzhou City, Fujian Province Applicant after: Fuzhou diting Technology Co.,Ltd. Address before: 350100 workshop e, No. 99, Gujing, mabao village, Shangjie Town, Minhou County, Fuzhou City, Fujian Province Applicant before: FUZHOU ZHIMA INTELLIGENT TECHNOLOGY Co.,Ltd. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |