CN108647022A - A kind of generation method and system of logic element associated path - Google Patents

A kind of generation method and system of logic element associated path Download PDF

Info

Publication number
CN108647022A
CN108647022A CN201810552170.9A CN201810552170A CN108647022A CN 108647022 A CN108647022 A CN 108647022A CN 201810552170 A CN201810552170 A CN 201810552170A CN 108647022 A CN108647022 A CN 108647022A
Authority
CN
China
Prior art keywords
small lattice
inflection point
functional block
pin
associated path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810552170.9A
Other languages
Chinese (zh)
Inventor
王勇
王龙南
康孝顺
张晓群
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuzhou diting Technology Co., Ltd
Original Assignee
Fuzhou Sesame Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuzhou Sesame Intelligent Technology Co Ltd filed Critical Fuzhou Sesame Intelligent Technology Co Ltd
Priority to CN201810552170.9A priority Critical patent/CN108647022A/en
Publication of CN108647022A publication Critical patent/CN108647022A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F8/00Arrangements for software engineering
    • G06F8/30Creation or generation of source code
    • G06F8/34Graphical or visual programming

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Processing Or Creating Images (AREA)

Abstract

The present invention provides a kind of generation method and system of logic element associated path, painting canvas is divided into M*N small lattice in advance, and the picture element in each small lattice is recorded with this small lattice;It is placed in painting canvas a plurality of for indicating the functional block figures of logic element, when logical relation between the arbitrary two functional blocks figure of configuration, clicks the output pin of a functional block figure, then click the input pin of another functional block figure;Backstage calculates and judges type of relationship between the output pin and the input pin automatically, generates the inflection point quantity of line, and determine the position of the small lattice of each inflection point;After each small lattice of inflection point generate inflection point picture element, the small lattice between the small lattice of adjacent 2 inflection points are generated into straight line picture element, all inflection point picture elements and straight line picture element totality line are a logic element associated path.Through the invention, it is only necessary to which the starting of engineer's specified path and clearing end, passage path algorithm automatically generate optimal path.

Description

A kind of generation method and system of logic element associated path
Technical field
The present invention relates to field of industrial automation control, more particularly to the logic element association in a kind of logic compiling procedure The generation method and system in path.
Background technology
As society continues to develop, in field of industrial automation control, requirement of the people for experience property is higher and higher, work Cheng Shi also begins to pay attention to experience effect during writing logic, and logic association line is drawn in programming process at this stage occupies The portion of time of programming, however this part-time is to do the mechanical work of repeatability, is not the part of engineering relationships, Experience effect is also had a greatly reduced quality.
Engineer writes the process of logic sometimes in order to which the logic line between collating elements spends many times, can not incite somebody to action Attention more concentrates in the relationship of logic itself.If therefore can by this part of the logic line between collating elements work by Automatic control system carries out automatically, then can greatly improve the working efficiency of engineer.
Invention content
The technical problem to be solved in the present invention is to provide a kind of generation method and system of logic element associated path, Starting and the clearing end of engineer's specified path, passage path algorithm is only needed to automatically generate optimal path.
What the method for the present invention was realized in:A kind of generation method of logic element associated path, including:
Step S1, painting canvas is divided into M*N small lattice in advance, the picture element in each small lattice is recorded with this small lattice, The picture element includes functional block graphical information, figure outline border, Pin locations, pin type, pin explanation and functional block it Between line;
Step S2, a plurality of functional block figures for indicating logic element, arbitrary two function of configuration are placed in painting canvas When logical relation between block graphics, the output pin of a functional block figure is clicked, then clicks another functional block figure Input pin;
Step S3, backstage calculates and judges type of relationship between the output pin and the input pin automatically, raw It at the inflection point quantity of line, and determines the position of the small lattice of each inflection point, has picture element to avoid record in painting canvas when calculating Small lattice be principle;
Step S4, after each small lattice of inflection point generate inflection point picture element, the small lattice between the small lattice of adjacent 2 inflection points are given birth to Be in line picture element, and all inflection point picture elements totally connect with straight line picture element is associated with road as a logic element Diameter.
Further, in the step S3, when determining the position of the small lattice of a certain inflection point, if there is multiple small lattice picture elements The a plurality of associated path formed can meet the principle, then using the most short associated path of line as priority principle.
Further, the M*N is 60*80.
What present system was realized in:A kind of generation system of logic element associated path, including:
Painting canvas is divided into M*N small lattice in advance, and the picture element in each small lattice, the picture are recorded with this small lattice Element includes functional block graphical information, figure outline border, Pin locations, pin type, pin illustrate and functional block between company Line;
Configurating operation module, when engineer places a plurality of functional block figures for indicating logic element in painting canvas When, by click a functional block figure output pin, then click another functional block figure input pin come configuration appoint The logical relation anticipated between two functional block figures;
Inflection point computing module, when the input pin quilt of the output pin and another functional block figure of a functional block figure When clicking configuration, type of relationship between the output pin and the input pin is calculated and judged automatically, generates line Inflection point quantity, and determine the position of each inflection point small lattice has the small lattice of picture element to be when calculating to avoid record in painting canvas Principle;
Link module, after each small lattice of inflection point generate inflection point picture element, by the small lattice between the small lattice of adjacent 2 inflection points Straight line picture element is generated, all inflection point picture elements are that a logic element is associated with straight line picture element totality line Path.
Further, the inflection point computing module is when determining the position of the small lattice of a certain inflection point, if there is multiple small trrellis diagram pieces The a plurality of associated path that element is formed can meet the principle, then the most short associated path of line is priority principle.
Further, the M*N is 60*80.
Further, present system further includes that functional block figure pulls module, is placed in painting canvas for engineer multiple Several functional block figures for indicating logic element.
The invention has the advantages that:Through the method and system of the present invention, it is only necessary to the starting of engineer's specified path With clearing end, passage path algorithm automatically generates optimal path, can not only improve the efficiency that engineer writes logic, also Storage of the controller for logic road strength can be reduced, makes the more uses of the capacity of controller on logic content.
Description of the drawings
The present invention is further illustrated in conjunction with the embodiments with reference to the accompanying drawings.
Fig. 1 is the method for the present invention execution flow chart.
Fig. 1 a are the small lattice of inflection point and the small lattice schematic diagram of straight line.
Fig. 2 is the painting canvas structural schematic diagram in one embodiment of the invention.
Fig. 3 is structural schematic diagram when placing dry functional block of promise in one embodiment of the invention in painting canvas.
Fig. 4 is the structural schematic diagram that logic element associated path ultimately generates state in one embodiment of the invention.
Specific implementation mode
Shown in please referring to Fig.1 to Fig.4, the generation method of logic element associated path of the invention, including:
Step S1, it as shown in Fig. 2, painting canvas is divided into M*N small lattice in advance, is recorded in each small lattice with this small lattice Picture element, the picture element include functional block graphical information, figure outline border, Pin locations, pin type, pin explanation and Line between functional block;In a specific embodiment, the M*N is 60*80.
Step S2, as shown in figure 3, placing a plurality of functional block figures for indicating logic element, configuration in painting canvas When logical relation between arbitrary two functional blocks figure, the output pin of a functional block figure is clicked, then clicks another work( The input pin of energy block graphics;
Step S3, backstage calculates and judges type of relationship between the output pin and the input pin automatically, raw It at the inflection point quantity of line, and determines the position of the small lattice of each inflection point, has picture element to avoid record in painting canvas when calculating Small lattice be principle;When the small case for determining a certain inflection point is set, if there is multiple small lattice picture elements to form a plurality of associated path The principle can be met, then using the most short associated path of line as priority principle;
Step S4, main as shown in Figure 1a, after each small lattice of inflection point generate inflection point picture element, by adjacent 2 inflection points Small lattice between small lattice generate straight line picture element, and all inflection point picture elements and straight line picture element totality line are an institute State logic element associated path.
Based on the above method, the present invention also provides a kind of generation system of logic element associated path, system includes:
Painting canvas is divided into M*N small lattice in advance, and the picture element in each small lattice, the picture are recorded with this small lattice Element includes functional block graphical information, figure outline border, Pin locations, pin type, pin illustrate and functional block between company Line;In a specific embodiment, the M*N is 60*80.
Configurating operation module, when engineer places a plurality of functional block figures for indicating logic element in painting canvas When, by click a functional block figure output pin, then click another functional block figure input pin come configuration appoint The logical relation anticipated between two functional block figures;
Inflection point computing module, when the input pin quilt of the output pin and another functional block figure of a functional block figure When clicking configuration, type of relationship between the output pin and the input pin is calculated and judged automatically, generates line Inflection point quantity, and determine the position of each inflection point small lattice has the small lattice of picture element to be when calculating to avoid record in painting canvas Principle;The inflection point computing module is when determining the position of the small lattice of a certain inflection point, if there have multiple small lattice picture elements to be formed to be a plurality of Associated path can meet the principle, then using the most short associated path of line as priority principle.
Link module will be between the small lattice of adjacent 2 inflection points after generating the small lattice of each inflection point and generating inflection point picture element Small lattice generate straight line picture element, all inflection point picture elements and straight line picture element totality line are a logic basis Part associated path.
Present system further includes that functional block figure pulls module, is placed in painting canvas for engineer and a plurality of is used for table Show the functional block figure of logic element, when operation, as shown in Fig. 2, only the functional block on the right side of painting canvas need to will be enumerated by mouse Figure title is dragged in painting canvas.
As shown in figure 4, first addition function block graphics is connected to second addition function block graphics straight line, first adds It is obstructed by second addition function block graphics in method functional block figure to third addition function block graphics, inflection point computing module meeting 4 small lattice of inflection point are calculated, and determine the position of the small lattice of each inflection point, after 4 small lattice of inflection point are set, at adjacent 2 Small lattice between the small lattice of inflection point generate vertical element and connect, and add to third to form first addition function block graphics The logic element associated path of method functional block figure.
Through the method and system of the present invention, it is only necessary to which the starting of engineer's specified path and clearing end pass through road Diameter algorithm automatically generates optimal path, can not only improve the efficiency that engineer writes logic, can also reduce controller for The storage of logic road strength makes the more uses of the capacity of controller on logic content.
Although specific embodiments of the present invention have been described above, those familiar with the art should manage Solution, we are merely exemplary described specific embodiment, rather than for the restriction to the scope of the present invention, it is familiar with this The technical staff in field modification and variation equivalent made by the spirit according to the present invention, should all cover the present invention's In scope of the claimed protection.

Claims (7)

1. a kind of generation method of logic element associated path, it is characterised in that:Including:
Step S1, painting canvas is divided into M*N small lattice in advance, the picture element in each small lattice, the figure is recorded with this small lattice Piece element includes functional block graphical information, figure outline border, Pin locations, pin type, pin illustrate and functional block between Line;
Step S2, a plurality of functional block figures for indicating logic element, arbitrary two Function Block Diagram of configuration are placed in painting canvas When logical relation between shape, the output pin of a functional block figure is clicked, then clicks the input of another functional block figure Pin;
Step S3, backstage calculates and judges type of relationship between the output pin and the input pin automatically, the company of generation The inflection point quantity of line, and determine the position of each inflection point small lattice has the small of picture element when calculating to avoid record in painting canvas Lattice are principle;
Step S4, after each small lattice of inflection point generate inflection point picture element, the small lattice between the small lattice of adjacent 2 inflection points are made to generate straight Line picture element, all inflection point picture elements and straight line picture element totality line are a logic element associated path.
2. a kind of generation method of logic element associated path according to claim 1, it is characterised in that:The step S3 In, when determining the position of the small lattice of a certain inflection point, if there is a plurality of associated path that multiple small lattice picture elements are formed that can meet The principle, then using the most short associated path of line as priority principle.
3. a kind of generation method of logic element associated path according to claim 2, it is characterised in that:The M*N is 60*80。
4. a kind of generation system of logic element associated path, it is characterised in that:Including:
Painting canvas is divided into M*N small lattice in advance, and the picture element in each small lattice, the picture element are recorded with this small lattice Including functional block graphical information, figure outline border, Pin locations, pin type, pin illustrate and functional block between line;
Configurating operation module is led to when engineer places a plurality of functional block figures for being used to indicate logic element in painting canvas The output pin for clicking a functional block figure is crossed, then clicks the input pin of another functional block figure and carrys out arbitrary two work(of configuration Logical relation between energy block graphics;
Inflection point computing module, when the output pin of a functional block figure and the input pin of another functional block figure are clicked When configuration, type of relationship between the output pin and the input pin is calculated and judged automatically, generates the inflection point of line Quantity, and determine the position of each inflection point small lattice has the small lattice of picture element as principle when calculating to avoid record in painting canvas;
Link module after each small lattice of inflection point generate inflection point picture element, small lattice between the small lattice of adjacent 2 inflection points is generated straight Line picture element, all inflection point picture elements and straight line picture element totality line are a logic element associated path.
5. a kind of generation system of logic element associated path according to claim 4, it is characterised in that:The inflection point meter Module is calculated when determining the position of the small lattice of a certain inflection point, if there is a plurality of associated path that multiple small lattice picture elements are formed can be full The foot principle, then using the most short associated path of line as priority principle.
6. a kind of generation system of logic element associated path according to claim 4, it is characterised in that:The M*N is 60*80。
7. a kind of generation system of logic element associated path according to claim 4, it is characterised in that:It further include function Block graphics pulls module, places a plurality of functional block figures for indicating logic element in painting canvas for engineer.
CN201810552170.9A 2018-05-31 2018-05-31 A kind of generation method and system of logic element associated path Pending CN108647022A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810552170.9A CN108647022A (en) 2018-05-31 2018-05-31 A kind of generation method and system of logic element associated path

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810552170.9A CN108647022A (en) 2018-05-31 2018-05-31 A kind of generation method and system of logic element associated path

Publications (1)

Publication Number Publication Date
CN108647022A true CN108647022A (en) 2018-10-12

Family

ID=63759014

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810552170.9A Pending CN108647022A (en) 2018-05-31 2018-05-31 A kind of generation method and system of logic element associated path

Country Status (1)

Country Link
CN (1) CN108647022A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111080170A (en) * 2019-12-30 2020-04-28 北京云享智胜科技有限公司 Workflow modeling method and device, electronic equipment and storage medium

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101840202A (en) * 2010-05-25 2010-09-22 重庆邮电大学 Functional block intelligent wiring method in modeling of control system
US20140196006A1 (en) * 2006-04-11 2014-07-10 Invensys Systems, Inc. Appearance objects for configuring and graphically displaying programmed/configured process control
CN107168697A (en) * 2017-04-22 2017-09-15 华南理工大学 The line automatic obstacle-avoiding optimization method of graphical programming software
CN107943464A (en) * 2017-12-18 2018-04-20 苏州蜗牛数字科技股份有限公司 A kind of method of the graph visualization displaying and editor of programmed logic

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140196006A1 (en) * 2006-04-11 2014-07-10 Invensys Systems, Inc. Appearance objects for configuring and graphically displaying programmed/configured process control
CN101840202A (en) * 2010-05-25 2010-09-22 重庆邮电大学 Functional block intelligent wiring method in modeling of control system
CN107168697A (en) * 2017-04-22 2017-09-15 华南理工大学 The line automatic obstacle-avoiding optimization method of graphical programming software
CN107943464A (en) * 2017-12-18 2018-04-20 苏州蜗牛数字科技股份有限公司 A kind of method of the graph visualization displaying and editor of programmed logic

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111080170A (en) * 2019-12-30 2020-04-28 北京云享智胜科技有限公司 Workflow modeling method and device, electronic equipment and storage medium
CN111080170B (en) * 2019-12-30 2023-09-05 北京云享智胜科技有限公司 Workflow modeling method and device, electronic equipment and storage medium

Similar Documents

Publication Publication Date Title
CN110348820B (en) Intelligent workflow management system
CN102707669B (en) Method for constructing CAM (computer-aided manufacturing) system for punching for automobile girders
CN106933889A (en) For regular collocation method, display methods and the client screened
CN102087597A (en) J2EE and component set-based visualized development platform
CN101593294A (en) The method and system of dynamic-configuration workflow
US11883909B2 (en) Systems and methods to design part weld processes
CN103488537A (en) Method and device for executing data ETL (Extraction, Transformation and Loading)
CN101650798A (en) Flow modeling method
CN107480380B (en) A kind of engineering drawing generation method based on template
CN103903086A (en) Method and system for developing management information system based on service model driving
CN101051364A (en) Self adaptive flow method based on rule constrain in office automation
CN105631581A (en) Structured process design method for discrete manufacturing industry
CN102314349A (en) Spatial information functional plug-in workflow construction method
CN103324541B (en) The self-propagating method of data between software
CN105320806A (en) Method for summarizing nuclear power technology piping materials by combing PML with Excel-VBA to perform data processing
CN105426609A (en) Method for automatically deleting dangling lines in PCB design
CN105183987B (en) A kind of complex engineering multidisciplinary synthesis design optimization software platform system
CN113159506A (en) Task allocation and job scheduling integrated decision-making method for man-machine cooperation production unit
CN101604286B (en) Method for generating keyword-driving table
CN105183966B (en) Instrument floor plan fast drawing method based on database
CN108647022A (en) A kind of generation method and system of logic element associated path
CN102346458A (en) Method for realizing parameterization programming on numerical control system
Elgh Supporting management and maintenance of manufacturing knowledge in design automation systems
CN102054001A (en) Data preprocessing method, system and device in data mining system
CN104820742A (en) Method for automatically drawing standard fan coil manufacturing drawings

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20191210

Address after: 350100 third floor, e, workshop 2, No. 99, Gujing, mabao village, Shangjie Town, Minhou County, Fuzhou City, Fujian Province

Applicant after: Fuzhou diting Technology Co., Ltd

Address before: 350100 workshop e, No. 99, Gujing, mabao village, Shangjie Town, Minhou County, Fuzhou City, Fujian Province

Applicant before: Fuzhou sesame Intelligent Technology Co., Ltd.

TA01 Transfer of patent application right
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20181012

WD01 Invention patent application deemed withdrawn after publication