CN108447454B - Display screen time sequence control method and device, terminal equipment and storage medium - Google Patents
Display screen time sequence control method and device, terminal equipment and storage medium Download PDFInfo
- Publication number
- CN108447454B CN108447454B CN201810155218.2A CN201810155218A CN108447454B CN 108447454 B CN108447454 B CN 108447454B CN 201810155218 A CN201810155218 A CN 201810155218A CN 108447454 B CN108447454 B CN 108447454B
- Authority
- CN
- China
- Prior art keywords
- screen
- display screen
- backlight
- signal
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a display screen time sequence control method, which relates to the field of display screen control and comprises the following steps: starting monitoring of the clock state of the screen driving board; when the clock of the screen driving board is monitored to enter a stable state, transmitting the generated screen signal to the screen driving board, and starting a preset backlight delay at the same time; and starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished. The invention also provides a display screen time sequence control device, terminal equipment and a storage medium, which can effectively improve the stability of the time sequence of the display screen and the applicability of the display screen under different voltages and simultaneously improve the user experience of the display screen.
Description
Technical Field
The invention relates to the field of display screen control, in particular to a display screen time sequence control method, a display screen time sequence control device, terminal equipment and a storage medium.
Background
With the growth of the digital home appliance market and the widespread use of personal computers and portable communication terminals increasing, display devices, which are final output devices of home appliances and communication terminals, are required to be light in weight and consume less power. Techniques to meet these needs are continually being proposed in the art. Accordingly, display devices such as LCDs (liquid crystal displays), PDPs (plasma display panels), and OLEDs (organic electroluminescent displays) replacing conventional CRTs (cathode ray tubes) have been developed and gradually widely used.
Currently, display devices include a timing control device that processes image data and generates timing control signals to drive a panel for displaying received image data. In the prior art, the screen timing of the display device is adjusted manually mainly by manually testing the timing according to the actually measured timing and the requirements of specification, so as to realize the display screen timing control of the start of the TCON board, the transmission of the screen signal and the opening of the backlight board.
In the process of implementing the invention, the inventor finds that the prior technical scheme requires that the time sequence control strictly accords with the debugging result, otherwise, the time sequence is easy to be disordered, such as the backlight plate is opened in advance, so that the phenomenon of screen splash or screen blacking occurs, or the backlight plate is opened after delay, so that the former information cannot be displayed normally, and other abnormalities occur. And when the input AC voltage changes, the startup time is delayed, the backlight plate is turned on first, and the phenomenon of screen splash or screen blackness occurs, so that the user experience is influenced.
Disclosure of Invention
The embodiment of the invention aims to provide a method, a device and a system for controlling a time sequence of a display screen, which can effectively improve the stability of the time sequence of the display screen and the applicability of the time sequence of the display screen under different voltages and simultaneously improve the user experience of the display screen.
In order to achieve the above object, an embodiment of the present invention provides a display screen timing control method, including:
starting monitoring of the clock state of the screen driving board;
when the clock state of the screen driving board is monitored to be stable, the generated screen signal is transmitted to the screen driving board, and meanwhile, the preset backlight delay is started;
and starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished.
Compared with the prior art, the display screen time sequence control method provided by the embodiment of the invention acquires the clock state of the screen driving board by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
As an improvement of the above scheme, the preset backlight delay is implemented by the following method:
the time length of the time delay of the backlight plate is preset through software, so that the backlight control signal is started after the time length.
As an improvement of the above scheme, the screen signal includes blank information and substantial information, and the blank information and the substantial information are transmitted in sequence; and the time length of the backlight time delay is preset according to the duration of the blank information.
As an improvement of the scheme, the screen signal is a signal transmitted according to a V-By-One standard.
As an improvement of the above scheme, the signal interface of the clock state is connected to a main chip; the starting to monitor the clock state of the screen driving board comprises:
when detecting that a screen driving board of a display screen is electrified, starting an IO port of the main chip to monitor a clock state generated by the screen driving board.
As an improvement of the above scheme, the monitoring of the clock stabilization signal is performed by a self-contained function of an internal program of the display screen.
As an improvement of the above scheme, the starting of monitoring the clock state of the screen driving board specifically includes:
when detecting that a screen driving board of a display screen is electrified, starting monitoring the working state of a clock data recovery circuit of the screen driving board;
when the clock data recovery circuit is monitored to be in a normal working state, sending a clock signal to the screen driving board;
and when the power-on of the screen driving plate of the display screen is detected, starting the monitoring of the clock state of the screen driving plate.
Compared with the prior art, the display screen time sequence control method provided by the embodiment of the invention is characterized in that on the basis of the previous embodiment, the state of a clock data recovery circuit is monitored before clock signal transmission, and when the clock data recovery circuit works normally, the transmission of the clock signal is started again, so that the time sequence of the screen driving board is consistent with the time sequences of other circuits of the display screen in the subsequent signal transmission process, such as the transmission process of the screen signal, and the stability of signal transmission is improved.
The embodiment of the present invention further provides a display screen timing control apparatus, including: the monitoring module is used for starting monitoring the clock state of the screen driving board; the transmission module is used for transmitting the generated screen signal to the screen driving board and starting a preset backlight delay at the same time when the clock of the screen driving board is monitored to enter a stable state; and the backlight control module is used for starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished.
Compared with the prior art, the display screen time sequence control device provided by the embodiment of the invention acquires the clock state of the screen driving board by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
The embodiment of the present invention further provides a display screen timing control terminal device, which includes a processor, a memory, and a computer program stored in the memory and configured to be executed by the processor, and when the processor executes the computer program, the display screen timing control method according to any one of the above is implemented.
Compared with the prior art, the display screen time sequence control terminal device provided by the embodiment of the invention executes the computer program stored in the memory through the processor, and acquires the clock state of the screen driving board through monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
The embodiment of the invention also provides a computer-readable storage medium, which includes a stored computer program, wherein when the computer program runs, the device where the computer-readable storage medium is located is controlled to execute the display screen timing control method according to any one of the above items.
Compared with the prior art, the computer-readable storage medium provided by the embodiment of the invention acquires the clock state of the screen driving board by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
Drawings
Fig. 1 is a flowchart of a display screen timing control method according to embodiment 1 of the present invention.
Fig. 2 is a detailed flowchart of step S110 shown in fig. 1.
Fig. 3 is a schematic structural diagram of a display screen timing control apparatus according to embodiment 3 of the present invention.
Fig. 4 is a schematic structural diagram of a display screen timing control terminal device according to embodiment 4 of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1, a method for controlling a display screen timing sequence according to embodiment 1 of the present invention includes:
and S110, starting monitoring the clock state of the screen driving board.
Specifically, the clock state monitoring method may be implemented by detecting a power-on signal of a screen driving board of a display screen, and starting monitoring of the clock state of the screen driving board when the power-on signal of the screen driving board is detected, that is, when the power-on signal of the screen driving board is detected, and further, monitoring of the clock state is implemented by monitoring a LOCKN signal.
Preferably, a signal interface of the clock stabilization signal is connected to a main chip, and an IO port of the main chip monitors the clock state. In other cases, the clock state can be monitored through the self-contained function of the internal program of the display screen, and the beneficial effect of the invention is not influenced.
And S120, when the clock of the screen driving board is monitored to enter a stable state, transmitting the generated screen signal to the screen driving board, and starting a preset backlight delay at the same time.
For example, when the clock of the screen driving board enters a stable state, the clock stabilization signal, that is, the LOCKN signal may have a falling edge, and when the clock stabilization signal is monitored to have a falling edge, it is determined that the clock of the screen driving board enters a stable state, and transmission of the screen signal to the screen driving board is started.
Preferably, the screen signal is a signal transmitted according to the V-By-One standard.
It can be understood that when the clock of the panel driving board enters a stable state, the clock stable signal may also output other specific pulse information, such as a rising edge or an oscillation signal with a preset frequency, without affecting the beneficial effects achieved by the present invention.
And starting preset backlight delay for a control thread of the backlight plate by the screen driving plate at the same time of starting transmission of the screen signal. For example, the preset backlight delay presets a delay time length Ts through software, so that the time length Ts can be adjusted conveniently and high delay precision can be realized, when a clock of the screen driving board enters a stable state, the backlight delay is started, and the subsequent steps are executed by delaying the time length T. It can be understood that the backlight delay can also be realized by hardware delay, and the beneficial effects obtained by the invention are not influenced.
By way of example, the screen signal includes blank information and substantial information, such as regular screen information, where the substantial information is screen display start picture information and the like, and the blank information is blank screen information or blank screen information and the like before the substantial information. And in the transmission of the screen signal, sequentially transmitting the blank information and the substantial information, and if the duration of the blank information is Tb, adjusting the relationship between the time length Ts of the time delay and the duration Tb of the blank information according to the requirement. For example, when the essential information needs to be accurately displayed, Ts can be set to satisfy: ts ═ Tb, in other cases, such as where it is necessary to ensure that the substantive information is not missing, Ts may also be set to satisfy: ts is less than or equal to Tb, and the beneficial effects of the invention are not affected.
And S130, starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished.
And starting a control signal of a backlight plate, such as a control signal BLON of a conventional backlight plate, when the backlight delay is finished so as to turn on the backlight plate.
In the display screen timing control method provided in embodiment 1 of the present invention, the clock state of the screen driving board is obtained by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
Referring to fig. 2, on the basis of embodiment 1, the method for controlling the timing sequence of the display screen according to embodiment 2 of the present invention achieves the effect of step S110 in embodiment 1 through the following steps:
and S111, when detecting that a screen driving plate of the display screen is electrified, starting monitoring of the working state of a clock data recovery circuit of the screen driving plate.
Specifically, when a screen driving board of the display screen is powered on, an HTPDN signal is generated to a main board, the HTPDN signal is associated with the clock data recovery circuit, and the working state of the clock data recovery circuit is monitored by detecting the HTPDN signal.
And S112, when the clock data recovery circuit is monitored to be in a normal working state, sending a clock signal to the screen driving board.
When the clock data recovery circuit is in a normal operating state, the HTPDN signal changes accordingly, for example, when the clock data recovery circuit operates normally, the HTPDN signal generates a falling edge, and when the falling edge of the HTPDN signal is detected, the motherboard is started to transmit the clock signal driven by the screen.
S113, when detecting that a screen driving board of the display screen is electrified, starting monitoring of the clock state of the screen driving board.
On the basis of obtaining the beneficial effects of embodiment 1, the method for controlling the time sequence of the display screen according to embodiment 2 of the present invention further monitors the state of the clock data recovery circuit before the clock signal is transmitted, and restarts the transmission of the clock signal when the clock data recovery circuit is normally operated, so as to ensure that the time sequence of the screen driving board is consistent with the time sequences of other circuits of the display screen in the subsequent signal transmission process, such as the transmission process of the screen signal, and improve the stability of signal transmission.
Referring to fig. 3, embodiment 3 of the present invention provides a display screen timing control apparatus 30, which includes a monitoring module 31, a transmission module 32, and a backlight control module 33.
The monitoring module 31 is configured to start monitoring of a clock state of the screen driving board; the transmission module 32 is configured to transmit the generated screen signal to the screen driver board and start a preset backlight delay at the same time when it is monitored that the clock of the screen driver board enters a stable state; the backlight control module 33 is configured to start a backlight control signal to turn on the backlight when the backlight delay is finished.
The display screen timing control apparatus 30 operates by the timing control method according to any of the above embodiments, and is not described herein again.
In the display screen timing control apparatus provided in embodiment 3 of the present invention, the clock state of the screen driving board is obtained by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
Fig. 4 is a schematic diagram of a display screen timing control terminal device 40 according to embodiment 4 of the present invention. The display screen timing control terminal device 40 of this embodiment includes: a processor 41, a memory 42 and a computer program, such as a display screen timing control program, stored in said memory 42 and operable on said processor. The processor 41 implements the steps in the above-mentioned embodiments of the display screen timing control method when executing the computer program, for example, step S110 shown in fig. 1. Alternatively, the processor 41, when executing the computer program, implements the functions of the modules in the above device embodiments, such as the monitoring module shown in fig. 3.
Illustratively, the computer program may be divided into one or more modules, which are stored in the memory 42 and executed by the processor 41 to accomplish the present invention. The one or more modules can be a series of computer program instruction segments capable of completing specific functions, and the instruction segments are used for describing the execution process of the computer program in the display screen time sequence control terminal equipment. For example, the computer program may be divided into a monitoring module, a transmission module, a delay module and a backlight control module, and the specific functions of each module are as follows: the monitoring module is used for starting and keeping monitoring a clock stable signal generated by the screen driving board and acquiring a clock state of the screen driving board; the transmission module is used for starting transmission of a screen signal to the screen driving board when a clock of the screen driving board enters a stable state; the delay module is used for starting a preset backlight delay when a clock of the screen driving board enters a stable state; and the backlight control module is used for starting a backlight plate control signal and turning on the backlight plate when the backlight delay is finished.
The display screen timing control terminal device 40 may be a desktop computer, a notebook, a palm computer, a cloud server, or other computing devices. The display screen timing control terminal device 40 may include, but is not limited to, a processor and a memory. It will be understood by those skilled in the art that the schematic diagram is merely an example of the display screen timing control terminal device 40, and does not constitute a limitation to the display screen timing control terminal device 40, and may include more or less components than those shown, or combine some components, or different components, for example, the display screen timing control terminal device 40 may further include an input-output device, a network access device, a bus, etc.
The Processor 41 may be a Central Processing Unit (CPU), other general purpose Processor, a Digital Signal Processor (DSP), an Application Specific Integrated Circuit (ASIC), an off-the-shelf Programmable Gate Array (FPGA) or other Programmable logic device, discrete Gate or transistor logic, discrete hardware components, etc. The general-purpose processor may be a microprocessor or the processor may be any conventional processor, etc., and the processor is a control center of the display screen timing control terminal device 40 and connects various parts of the entire display screen timing control terminal device 40 by using various interfaces and lines.
The memory 42 may be used to store the computer programs and/or modules, and the processor 41 implements various functions of the display screen timing control terminal device 40 by running or executing the computer programs and/or modules stored in the memory and calling data stored in the memory. The memory 42 may mainly include a program storage area and a data storage area, wherein the program storage area may store an operating system, an application program required by at least one function (such as a sound playing function, an image playing function, etc.), and the like; the storage data area may store data (such as audio data, a phonebook, etc.) created according to the use of the cellular phone, and the like. In addition, the memory 42 may include high speed random access memory, and may also include non-volatile memory, such as a hard disk, a memory, a plug-in hard disk, a Smart Media Card (SMC), a Secure Digital (SD) Card, a Flash memory Card (Flash Card), at least one magnetic disk storage device, a Flash memory device, or other volatile solid state storage device.
The module integrated with the display screen timing control terminal device 40 may be stored in a computer readable storage medium if it is implemented in the form of a software functional unit and sold or used as a stand-alone product. Based on such understanding, all or part of the flow of the method according to the embodiments of the present invention may also be implemented by a computer program, which may be stored in a computer-readable storage medium, and when the computer program is executed by a processor, the steps of the method embodiments may be implemented. Wherein the computer program comprises computer program code, which may be in the form of source code, object code, an executable file or some intermediate form, etc. The computer-readable medium may include: any entity or device capable of carrying the computer program code, recording medium, usb disk, removable hard disk, magnetic disk, optical disk, computer Memory, Read-only Memory (ROM), Random Access Memory (RAM), electrical carrier wave signals, telecommunications signals, software distribution medium, etc. It should be noted that the computer readable medium may contain content that is subject to appropriate increase or decrease as required by legislation and patent practice in jurisdictions, for example, in some jurisdictions, computer readable media does not include electrical carrier signals and telecommunications signals as is required by legislation and patent practice.
It should be noted that the above-described device embodiments are merely illustrative, where the units described as separate parts may or may not be physically separate, and the parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on multiple network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment. In addition, in the drawings of the embodiment of the apparatus provided by the present invention, the connection relationship between the modules indicates that there is a communication connection between them, and may be specifically implemented as one or more communication buses or signal lines. One of ordinary skill in the art can understand and implement it without inventive effort.
In the display screen timing control terminal device provided in embodiment 4 of the present invention, a processor executes a computer program stored in the memory, and the clock state of the screen driving board is obtained by monitoring the clock state of the screen driving board which is started and maintained; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
Embodiment 5 of the present invention further provides a computer-readable storage medium, where the computer-readable storage medium includes a stored computer program, and when the computer program runs, a device where the computer-readable storage medium is located is controlled to execute the display screen timing control method according to any of the above embodiments.
In the computer-readable storage medium provided in embodiment 5 of the present invention, a computer runs a computer program stored in the computer-readable storage medium, and monitors a clock state of the screen driving board by starting and maintaining the monitoring, so as to obtain the clock state of the screen driving board; and when the clock of the screen drive board enters a stable state, starting transmission of a screen signal to the screen drive board, starting a preset backlight delay program, and after the backlight delay program is finished, starting a backlight board control signal to turn on a backlight board to complete time sequence control of the display screen. By monitoring the level change of the clock stabilization signal of the screen driving board, the clock stabilization signal is used as a transmission starting mark of the screen signal and a reference mark for opening the backlight plate, the problem of time sequence influence of power supply voltage on a display screen is solved, and the phenomenon that the screen is lost, the screen is blacked or information is omitted due to confusion between the time for opening the backlight plate and the time for starting the transmission of the screen signal is avoided. The stability of the chronogenesis of display screen and the suitability under different voltages have been improved, the user experience of display screen has been promoted simultaneously.
While the foregoing is directed to the preferred embodiment of the present invention, it will be understood by those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention.
Claims (8)
1. A display screen time sequence control method is characterized by comprising the following steps:
starting monitoring of the clock state of the screen driving board;
when the clock of the screen driving board is monitored to enter a stable state, transmitting the generated screen signal to the screen driving board, and starting a preset backlight delay at the same time; the screen signal is transmitted according to a V-By-One standard, the screen signal comprises blank information and substantial information, the blank information and the substantial information are transmitted in sequence, and the time length of the backlight delay is preset according to the duration of the blank information;
and starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished.
2. The display screen timing control method of claim 1, wherein the preset backlight delay time is implemented by:
the time length of the time delay of the backlight plate is preset through software, so that the backlight plate control signal is started after the time length.
3. The display screen timing control method of claim 1, wherein the clock state signal interface is connected to a master chip; the starting to monitor the clock state of the screen driving board comprises:
when detecting that a screen driving board of a display screen is electrified, starting an IO port of the main chip to monitor a clock state generated by the screen driving board.
4. The display screen timing control method of claim 1, wherein the clock state is monitored by a self-contained function of an internal program of the display screen.
5. The display screen timing control method according to claim 1, wherein the starting of monitoring the clock state of the screen driving board specifically includes:
when detecting that a screen driving board of a display screen is electrified, starting monitoring the working state of a clock data recovery circuit of the screen driving board;
when the clock data recovery circuit is monitored to be in a normal working state, sending a clock signal to the screen driving board;
when detecting that a screen driving plate of a display screen is electrified, starting monitoring of the clock state of the screen driving plate.
6. A display screen timing control apparatus, comprising:
the monitoring module is used for starting monitoring the clock state of the screen driving board;
the transmission module is used for transmitting the generated screen signal to the screen driving board and starting a preset backlight delay at the same time when the clock of the screen driving board is monitored to enter a stable state; the screen signal is transmitted according to a V-By-One standard, the screen signal comprises blank information and substantial information, the blank information and the substantial information are transmitted in sequence, and the time length of the backlight delay is preset according to the duration of the blank information;
and the backlight control module is used for starting a backlight plate control signal to turn on the backlight plate when the backlight delay is finished.
7. A display screen timing control terminal device, comprising a processor, a memory, and a computer program stored in the memory and configured to be executed by the processor, the processor implementing the display screen timing control method according to any one of claims 1 to 5 when executing the computer program.
8. A computer-readable storage medium, comprising a stored computer program, wherein when the computer program runs, the computer-readable storage medium controls an apparatus to execute the display screen timing control method according to any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810155218.2A CN108447454B (en) | 2018-02-23 | 2018-02-23 | Display screen time sequence control method and device, terminal equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810155218.2A CN108447454B (en) | 2018-02-23 | 2018-02-23 | Display screen time sequence control method and device, terminal equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108447454A CN108447454A (en) | 2018-08-24 |
| CN108447454B true CN108447454B (en) | 2020-06-05 |
Family
ID=63192771
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810155218.2A Active CN108447454B (en) | 2018-02-23 | 2018-02-23 | Display screen time sequence control method and device, terminal equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108447454B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109119012B (en) * | 2018-08-27 | 2022-03-22 | 海信视像科技股份有限公司 | Starting-up method and circuit |
| CN111976479B (en) * | 2019-05-24 | 2021-11-16 | 北京车和家信息技术有限公司 | Display screen display control system |
| US11107423B2 (en) | 2019-06-27 | 2021-08-31 | Hisense Visual Technology Co., Ltd. | Method and device for controlling backlight, and display device |
| CN110277069B (en) * | 2019-06-27 | 2021-09-14 | 广东海信电子有限公司 | Television screen backlight control method and device and television |
| CN111341242B (en) | 2020-04-09 | 2021-09-03 | Tcl华星光电技术有限公司 | Circuit driving system, driving chip and display device |
| DE202022101830U1 (en) | 2022-04-05 | 2022-05-18 | Iftikar Ahmed | Wearable medical device for monitoring screen time with Internet of Things sensor |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2745164Y (en) * | 2004-09-30 | 2005-12-07 | 四川长虹电器股份有限公司 | Circuit for suppressing scrambling screen display of LCD screen |
| CN101409059B (en) * | 2008-11-24 | 2011-01-05 | 三一重工股份有限公司 | Method and system for implementing error screen suppression |
| CN105931593B (en) * | 2016-06-30 | 2019-03-19 | 深圳市华星光电技术有限公司 | The display device of circuit structure with the more receiving ends VBO |
| CN106507013B (en) * | 2016-10-26 | 2019-04-30 | 青岛海信电器股份有限公司 | Control method, device and the display terminal of VBO signal transmission |
| CN206975997U (en) * | 2017-06-22 | 2018-02-06 | 亚世光电股份有限公司 | A kind of TFT LCDs with signal delay circuit |
-
2018
- 2018-02-23 CN CN201810155218.2A patent/CN108447454B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN108447454A (en) | 2018-08-24 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108447454B (en) | Display screen time sequence control method and device, terminal equipment and storage medium | |
| CN106020990B (en) | Control method of central processing unit and terminal equipment | |
| EP3584676A1 (en) | Method, device, medium, and electronic apparatus for dynamically adjusting power saving level of terminal | |
| US8538720B2 (en) | Cold boot test system and method for electronic devices | |
| EP3007160A1 (en) | Timing controller, organic light-emitting diode (oled) display having the same and method for driving the oled display | |
| EP3869346B1 (en) | Apparatus and method of recognizing external device in a communication system | |
| CN106658691B (en) | Display control method and device and mobile terminal | |
| US20140092109A1 (en) | Computer system and method for gpu driver-generated interpolated frames | |
| US11270656B2 (en) | Control method and device of backlight, display method and display device | |
| CN111816139B (en) | Screen refresh rate switching method and electronic equipment | |
| WO2019201021A1 (en) | Display screen backlight luminance control method for electronic device, and electronic device | |
| KR102207220B1 (en) | Display driver, method for driving display driver and image display system | |
| JP2013003274A (en) | Electronic apparatus, display panel control device, and display panel control method | |
| CN106933329B (en) | A kind of method, device and mobile terminal of mobile terminal adaptive energy-saving grade | |
| US20120091823A1 (en) | Mobile storage device and method for managing power consumption of the mobile storage device | |
| US20200081278A1 (en) | Data compensation method and apparatus for liquid crystal display screen | |
| WO2023030325A1 (en) | Buffer processing method and apparatus | |
| WO2023125553A1 (en) | Frame interpolation method and apparatus and electronic device | |
| CN107481652B (en) | Lighting detection circuit, resolution acquisition method, display screen driving method and device | |
| CN114020376A (en) | Processing method and equipment | |
| US20140176451A1 (en) | Method for adaptive scan rate for an electronic device | |
| CN109917574B (en) | Method and system for eliminating residual shadow during startup and shutdown and liquid crystal display device | |
| CN106960662B (en) | Display method of display device, display device and Virtual Reality (VR) system | |
| AU2015392244B2 (en) | Method and apparatus for displaying textual input of terminal device, and terminal device | |
| CN110968535A (en) | Control instruction processing method and device, processor and electronic device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |