CN108335973B - A kind of method of sigmatron preparation strained silicon - Google Patents

A kind of method of sigmatron preparation strained silicon Download PDF

Info

Publication number
CN108335973B
CN108335973B CN201810037473.7A CN201810037473A CN108335973B CN 108335973 B CN108335973 B CN 108335973B CN 201810037473 A CN201810037473 A CN 201810037473A CN 108335973 B CN108335973 B CN 108335973B
Authority
CN
China
Prior art keywords
silicon
sio2
sigmatron
barrier bed
composite system
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201810037473.7A
Other languages
Chinese (zh)
Other versions
CN108335973A (en
Inventor
陈凯
潘志豪
朱文欣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Jiaotong University
Original Assignee
Xian Jiaotong University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Jiaotong University filed Critical Xian Jiaotong University
Priority to CN201810037473.7A priority Critical patent/CN108335973B/en
Publication of CN108335973A publication Critical patent/CN108335973A/en
Application granted granted Critical
Publication of CN108335973B publication Critical patent/CN108335973B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/26Bombardment with radiation
    • H01L21/263Bombardment with radiation with high-energy radiation
    • H01L21/268Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
    • H01L21/2683Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation using X-ray lasers

Landscapes

  • Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Optics & Photonics (AREA)
  • High Energy & Nuclear Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Toxicology (AREA)
  • Health & Medical Sciences (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Electromagnetism (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

The invention discloses a kind of methods of sigmatron preparation strained silicon, are related to IC manufacturing field;Method includes the following steps: (1) synthesizes a Si/SiO2 two-layer composite system, its structure is the silicon thin film that upper surface is covered with silicon dioxide layer, (2) to generate local train, a barrier bed is then placed above Si/SiO2 two-layer composite system, and the barrier bed above strain region needed for silicon thin film is outputed to the slot of corresponding size and shape;To generate global strain, then barrier bed is not placed, (3) irradiate Si/SiO2 two-layer composite system by barrier bed using sigmatron and prepare strained silicon;The characteristics of method that the present invention has used sigmatron for the first time combines the method that constituency covers, is greater than silicon wafer sizes using X-ray beam spot area realizes the purpose of quickly preparation strained silicon;This method have operating temperature it is low, strain region is controllable, it is no be introduced into impurity, simple process, dependent variable range is big, high production efficiency, it is not damaged to silicon the advantages that, be expected to the fields such as semiconductor integrated circuit, micro-nano electronic device be widely applied.

Description

A kind of method of sigmatron preparation strained silicon
Technical field
The present invention relates to IC manufacturing fields, and in particular to a kind of method of sigmatron preparation strained silicon.
Background technique
Silicon is the raw material that nowadays semiconductor manufacturing industry is particularly important, the continuous development with chip fabrication techniques with change Into the appearance of strained silicon technology, which becomes, further increases the effective means of the chip speed of service.When silicon crystal lattice is by stress Strain is generated, the effective mass for transmitting carrier can be reduced, mobility and saturated velocity increase.Therefore in same size of components Under, if strained silicon technology is used to can reach increase because its electronics and the carrier transport factor in hole increase as carrier transportation channel The target of component speed and driving current.
There are two main classes for contingency approach in strained silicon manufacture craft at present, i.e., substrate induces strain and technique is induced and answered Become.The method that substrate induces strain is usually growth strain on the unmatched material of extension lattice, including Si substrate on substrate Sige material and on SiGe void substrate growth strain Si material.This method advantage is can to improve electronics and vacancy simultaneously Mobility, but the disadvantage is that relatively large strain can not be obtained, and when substrate Ge content is higher, since lattice mismatch is more serious And forming a large amount of dislocation defects trapped electrons in SiGe/ strain silicon interface becomes band dot center, causes coulomb to dissipate electron motion It penetrates, to lower mobility, and when additional effective electric field increases, hole mobility can also decline, it is most important that technique Integrate difficulty (Douglas J Paul.Si/SiGe heterostructures:from material and physics to devices and circuits[J].Semiconductor Science and Technology,2004)。
It is by controlling or regulating to some Si MOS common process, to realize in device ditch that technique, which induces strain, Strain is generated at road.Main technique includes source/drain engineering (S/D Engineering), Stressed liner technology (stressed ) and shallow-trench isolation technology (STI) etc. liner.Source/drain engineering advantage is at low cost, but need to introduce high temperature, and there may be Latch up effect (D.Zhang, B Y Nguyen, T.White, et al.Embedded SiGe S/D PMOS on thin body SOI substrate with drive current enhancement[J].VLSI Technology,2005).Stress cap Layer technological merit be so that the mobility of silicon in n and p-channel is increased, the disadvantage is that nut cap layer deposition process distinct methods or High temperature is introduced, or is difficult to remove impurity and particle contaminant or cost is excessively high, and silicon nitride cap layer is more crisp easily rupturable, causes Stress release makes dependent variable become smaller (D A Antoniadis, I Aberg, C Ni Chleirigh, et al.Continuous MOSFET performance increase with device scaling:the role of strain and channel material innovation[J].IBM Journal of Research and Development,2006)。 Since STI separation cannot be too small in shallow grooved-isolation technique, maximum value (Y M Sheu, the K Y Y for generating strain is limited Doong,C H Lee,et al.Study on STI mechanical stress induced variations on advanced CMOSFETs[J].Microelectronic Test Structures,2003)。
In addition, nowadays an important research direction is a variety of strain gauge techniques of integration, by overall situation strain and local strain facies knot It closes further to improve device performance, and which greatly enhances pretreatment in preparation process and processing links and integrated circuit technology The difficulty of integration process increases influence of the strain technical module to circuit yield and reliability.
Summary of the invention
The present invention is directed to the shortcomings and deficiencies of current strained silicon production, based on sigmatron to silicon non-destructive and to dioxy The irradiation effect of SiClx, a kind of method for proposing sigmatron preparation strained silicon, by Si/SiO2 two-layer composite system system Standby strained silicon is expected to be widely applied in fields such as semiconductor integrated circuit, micro-nano electronic devices.
In order to achieve the above object, the present invention adopts the following technical scheme:
A kind of sigmatron preparation strained silicon method, entire strain path carry out at room temperature, specifically include following step It is rapid:
Step (1) makes to synthesize a Si/SiO2 two-layer composite system by known method, and structure is covered for upper surface It is stamped the silicon thin film of silicon dioxide layer, silicon film thickness d1, silicon dioxide layer thickness d2
Step (2) is then placed one above Si/SiO2 two-layer composite system and is blocked to generate local train Layer, and the barrier bed above strain region needed for silicon thin film is outputed to the slot of corresponding size and shape;It is answered to generate the overall situation Become, does not then place barrier bed;
Step (3) irradiates Si/SiO2 two-layer composite system by barrier bed using sigmatron, and energy E exposes It is t between light time, beam spot area is Sx
The upper surface synthesized in step (1) is covered with the silicon thin film of silicon dioxide layer, silicon film thickness d1Extremely for 100 nanometers 10 microns, silicon dioxide layer thickness d2Changeable range is d10.1~10 times.Pass through control silicon dioxide layer and silicon thin film Thickness controls the size for generating strain with the two interface bond strength.
The layer material that blocks placed in step (2) is attached most importance to metallic lead, and thickness is not less than 2mm.
Sigmatron ENERGY E used in step (3) is 5~28keV, and time for exposure t is 0.1~10s, beam spot face Product SxIt should be greater than Si/SiO2 two-layer composite system size, its surface universe can be covered.By changing sigmatron Energy and time for exposure control the size for generating strain.
Compared to the prior art compared with overcoming previous the present invention has the advantages that entire strain path carries out at room temperature The hot conditions of technique improve the stability and reliability of obtained strained silicon;Without adding other raw materials, X-ray is utilized Irradiation effect can be completed, therefore without introducing impurity, pollution-free;Integrated process is simple, without removing the dioxy of strained silicon SiClx layer, can be directly as gate medium;The size for generating strain can be freely controlled, and can produce for other opposite techniques Biggish maximum strain amount;The X-ray exposure time is short, and strain path is fast, high production efficiency;Global strain drawn game is realized simultaneously The combination of portion's strain, it is not damaged to silicon, the technological process of production is greatly simplified, high production efficiency is, it can be achieved that industrialization is extensive raw It produces, is expected to be widely applied in fields such as semiconductor integrated circuit, micro-nano electronic devices.
Detailed description of the invention
Fig. 1 is the experiment schematic diagram of sigmatron irradiation process of the present invention.
Fig. 2 is the barrier bed and experimental result that first embodiment of the invention is placed, in which: Fig. 2 (a) is barrier bed shape Shape and slot position;Fig. 2 (b) is Strain Distribution of the silicon thin film on the direction ZZ below barrier bed.
Fig. 3 is the barrier bed and experimental result that second embodiment of the invention is placed, in which: Fig. 3 (a) is barrier bed shape Shape and slot position;Fig. 3 (b) is Strain Distribution of the silicon thin film on the direction ZZ below barrier bed.
Specific embodiment
Below in conjunction with specification drawings and specific embodiments, it is situated between using two embodiments are further to the present invention It continues.
One embodiment specifically includes the following steps:
Step (1) synthesizes a Si/SiO2 two-layer composite system, is synthesized using well known dry-oxygen oxidation method, such as Shown in Fig. 1, structure is the silicon thin film that upper surface is covered with silicon dioxide layer, and silicon film thickness is 2 μm, silicon dioxide layer thickness It is 0.45 μm, having a size of 4.7mm × 4.7mm, wherein Si/SiO2 two-layer composite system, synthesis process details are as follows:
8 cun of N-type<100>low-resistance twin polishing silicon wafers are taken, standard cleaning is carried out to silicon wafer, remove surface with HF (1:100) Oxide layer, and dried after blowing leaching with nitrogen, complete standby piece;Silicon wafer is slowly pushed into high temperature furnace again, leads to dry oxygen and enters high temperature furnace, Flow is 0.4L/min, cooling after being warming up to 1000 DEG C of holdings 270 minutes;Piece is taken to measure what silicon wafer upper surface aoxidized later Silica oxidated layer thickness is 0.45 μm;It then first uses mechanical means to carry out silicon thin film thinned, silicon thin film is thinned to 15 μm or so, then remaining silicon thin film is etched away to 2 μm with dry method (SF6:C4F8=3:4), photoetching is diced into size after cleaning For the monolithic of 4.7mm × 4.7mm, sample preparation is completed.Silicon aoxidizes in order to prevent, and final product is saved in organic solvent.The reality The Si/SiO2 two-layer composite system synthesized under the conditions of testing, silicon film thickness are 2 μm, and silicon dioxide layer thickness is 0.45 μm, The two bond strength with higher.Silicon thin film and silicon dioxide layer thickness and the two interface bond strength etc. can pass through change Synthetic method, reaction time and temperature etc. are regulated and controled.
Step (2) places a barrier bed, partial structurtes above the Si/SiO2 two-layer composite system synthesized As shown in Fig. 2 (a), for barrier bed with a thickness of 2mm, slot is the circular hole that diameter is 1 μm, and ranks direction slot spacing is all 4 μm, altogether Ten rows six column.
Step (3) irradiates Si/SiO2 two-layer compound knot by barrier bed using the synchrotron radiation sigmatron of vertical incidence Structure system, as shown in Figure 1, ENERGY E is 20keV, time for exposure t is 0.1s, beam spot diameter, 5mm, i.e. beam spot area SxFor 6.25πmm2, the system surface can be completely covered.
Fig. 2 (b) is to be illustrated as silicon thin film part to silicon thin film Microstructure characterization after irradiating and answer variation on the direction ZZ Cloth makes irradiated site generate strain because sigmatron irradiates Si/SiO2 two-layer composite system by barrier bed circular hole, from And obviously observe that strain distributes as net shape.
Second embodiment specifically includes the following steps:
Step (1) synthesizes a Si/SiO2 two-layer composite system, is closed using well known dry-wet-dry oxidizing process At as shown in Figure 1, its structure is the silicon thin film that upper surface is covered with silicon dioxide layer, silicon film thickness is 2 μm, silica Layer is with a thickness of 0.7 μm, having a size of 4.7mm × 4.7mm, wherein Si/SiO2 two-layer composite system, and synthesis process details It is as follows:
8 cun of N-type<100>low-resistance twin polishing silicon wafers are taken, standard cleaning is carried out to silicon wafer, remove surface with HF (1:100) Oxide layer, and dried after blowing leaching with nitrogen, complete standby piece;Silicon wafer is slowly pushed into high temperature furnace again, leads to dry oxygen and enters high temperature furnace, Flow is 0.4L/min, is warming up to 1000 DEG C and keeps after twenty minutes, wet oxygen being replaced dry oxygen and is passed through high temperature furnace with same traffic, It after continuing 60min, keeps constant change of flow to lead to dry oxygen again, keeps cooling after 20min;Piece is taken to measure silicon wafer upper surface oxygen later Changing obtained silica oxidated layer thickness is 0.7 μm;Mechanical means is then first used to carry out silicon thin film thinned, by silicon thin film 15 μm or so are thinned to, then etches away remaining silicon thin film to 2 μm with dry method (SF6:C4F8=3:4), cleans rear photoetching scribing At the monolithic having a size of 4.7mm × 4.7mm, sample preparation is completed.Silicon aoxidizes in order to prevent, and final product is stored in organic solvent In.The Si/SiO2 two-layer composite system synthesized under the experiment condition, silicon film thickness are 2 μm, and silicon dioxide layer thickness is 0.7 μm, the two bond strength with higher.Silicon thin film and silicon dioxide layer thickness and the two interface bond strength etc. can lead to Change synthetic method, reaction time and temperature etc. is crossed to be regulated and controled.
Step (2) places a barrier bed above the Si/SiO2 two-layer composite system synthesized, and structure is as schemed Shown in 3 (a), barrier bed is 3 μm with a thickness of 2mm, the diameter of round slot, and adjacent circular slot spacing is all 5 μm, wherein rectangular A length of 8 μm of shape slot, width is 3 μm.
Step (3) irradiates Si/SiO2 two-layer compound knot by barrier bed using the synchrotron radiation sigmatron of vertical incidence Structure system, as shown in Figure 1, ENERGY E is 20keV, time for exposure t is 2s, beam spot diameter, 5mm, i.e. beam spot area SxFor 6.25 π mm2, the system surface can be completely covered.
Fig. 3 (b) is to be illustrated as silicon thin film part to silicon thin film Microstructure characterization after irradiating and answer variation on the direction ZZ Cloth, it is seen that generation strain region is obviously consistent with barrier bed slot position, and lower right corner blackspot is that surface pit itself causes to answer Become larger.

Claims (2)

1. a kind of method of sigmatron preparation strained silicon, it is characterised in that: entire strain path carries out at room temperature, specifically Include the following steps:
Step (1) synthesizes a Si/SiO2 two-layer composite system, and structure is the silicon that upper surface is covered with silicon dioxide layer Film, silicon film thickness d1, silicon dioxide layer thickness d2
Step (2) then places a barrier bed to generate local train above Si/SiO2 two-layer composite system, and Barrier bed above strain region needed for silicon thin film is outputed to the slot of corresponding size and shape;To generate global strain, then Do not place barrier bed;
Step (3) irradiates Si/SiO2 two-layer composite system by barrier bed using sigmatron, ENERGY E for 5~ 28keV, time for exposure t are 0.1~10s, beam spot area SxThe size that should be greater than Si/SiO2 two-layer composite system, can Enough cover its surface universe;
In the Si/SiO2 two-layer composite system of step (1) synthesis, silicon film thickness d1It is 100 nanometers to 10 microns, dioxy Change silicon layer thickness d2Changeable range is d10.1~10 times.
2. a kind of method of sigmatron preparation strained silicon according to claim 1, it is characterised in that: institute in step (2) It states and blocks layer material and attach most importance to metallic lead, thickness is not less than 2mm.
CN201810037473.7A 2018-01-15 2018-01-15 A kind of method of sigmatron preparation strained silicon Active CN108335973B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810037473.7A CN108335973B (en) 2018-01-15 2018-01-15 A kind of method of sigmatron preparation strained silicon

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810037473.7A CN108335973B (en) 2018-01-15 2018-01-15 A kind of method of sigmatron preparation strained silicon

Publications (2)

Publication Number Publication Date
CN108335973A CN108335973A (en) 2018-07-27
CN108335973B true CN108335973B (en) 2019-04-09

Family

ID=62924281

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810037473.7A Active CN108335973B (en) 2018-01-15 2018-01-15 A kind of method of sigmatron preparation strained silicon

Country Status (1)

Country Link
CN (1) CN108335973B (en)

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005112129A1 (en) * 2004-05-13 2005-11-24 Fujitsu Limited Semiconductor device and process for fabricating same, and process for producing semiconductor substrate
CN101330022B (en) * 2007-06-20 2012-01-11 联华电子股份有限公司 Method and platform for making high-tension film
CN101882573A (en) * 2010-06-13 2010-11-10 浙江大学 Method for introducing dislocation on silicon chip

Also Published As

Publication number Publication date
CN108335973A (en) 2018-07-27

Similar Documents

Publication Publication Date Title
Cristoloveanu et al. Electrical characterization of silicon-on-insulator materials and devices
US7662701B2 (en) Gettering of silicon on insulator using relaxed silicon germanium epitaxial proximity layers
JP4716733B2 (en) Method for forming strained silicon on insulator (SSOI)
TW201901963A (en) Semiconductor component and method including superlattice as a gettering layer
Jianming Novel semiconductor substrate formed by hydrogen ion implantation into silicon
CN104600070B (en) Substrat structure, cmos device and the method for manufacturing cmos device
Ruzyllo Semiconductor Glossary: A Resource For Semiconductor Community
CN108335973B (en) A kind of method of sigmatron preparation strained silicon
CN108281353B (en) A kind of method of scan-type high energy micro-beam X-ray preparation strained silicon
Huang et al. Improving Total Dose Tolerance of Buried Oxides in SOI Wafers by Multiple-Step ${\hbox {Si}}^+ $ Implantation
Konishi et al. Investigation of forward voltage degradation due to process-induced defects in 4H-SiC MOSFET
CN105428301A (en) Method of preparing GOI at low temperature by microwave annealing technology
US9034102B2 (en) Method of fabricating hybrid orientation substrate and structure of the same
Chistilin et al. Influence of implantation of silicon and oxygen ions into a heteroepitaxial silicon layer on a sapphire substrate on the leakage currents of n-channel transistors of CMOS IC SOS technology
US8659083B2 (en) Enhancement of charge carrier mobility in transistors
Wilhelm et al. Regular dislocation networks in silicon. Part I: Structure
Nguyen et al. Low-temperature deep ultraviolet laser polycrystallization of amorphous silicon for monolithic 3-dimension integration
Fan et al. Thickness uniformity of silicon-on-insulator fabricated by plasma immersion ion implantation and ion cut
Baidakova et al. Growth of light-emitting SiGe heterostructures on strained silicon-on-insulator substrates with a thin oxide layer
Reiche et al. Dislocations as native nanostructures-electronic properties
Leray et al. An overview of buried oxides on silicon: new processes and radiation effects
Lind Dopant-Defect Interactions in Si Doped InGaAs
Florentin Irradiation impact on optimized 4H-SiC MOSFETs
Cristoloveanu et al. Properties of SIMOX and related systems
Claeys et al. Electrical Defect Issues of Hetero-Epitaxy for Advanced Nanometric CMOS Technologies

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant