CN108335717B - Permanent configuration circuit after encapsulation - Google Patents
Permanent configuration circuit after encapsulation Download PDFInfo
- Publication number
- CN108335717B CN108335717B CN201810125012.5A CN201810125012A CN108335717B CN 108335717 B CN108335717 B CN 108335717B CN 201810125012 A CN201810125012 A CN 201810125012A CN 108335717 B CN108335717 B CN 108335717B
- Authority
- CN
- China
- Prior art keywords
- power supply
- array
- module
- fuse array
- fuse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/16—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM using electrically-fusible links
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C17/00—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards
- G11C17/14—Read-only memories programmable only once; Semi-permanent stores, e.g. manually-replaceable information cards in which contents are determined by selectively establishing, breaking or modifying connecting links by permanently altering the state of coupling elements, e.g. PROM
- G11C17/18—Auxiliary circuits, e.g. for writing into memory
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0013—Arrangements for reducing power consumption in field effect transistor circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Read Only Memory (AREA)
Abstract
The invention discloses a packaged permanent configuration circuit, which comprises a main control module, a power supply, a switch array, a fuse array, a reading module and a storage module, wherein the main control module is used for controlling the power supply to supply power to the switch array; the main control module is respectively used for controlling the power supply, the switch array, the reading module and the storage module to work; the power supply generates two paths of power supply voltages, one path is used for the fuse array to work, and the other path is respectively used for the reading module to detect the state information of the fuse array and the storage module to store the state information of the fuse array; the switch array is used for applying current path control when the fuse array is fused. The resistive fuse array is used, so that the cost of function configuration or parameter adjustment after packaging can be greatly reduced, the use of expensive processes is avoided, and the configuration process can be simplified.
Description
Technical Field
The invention relates to the technical field of packaged configuration circuits, in particular to a packaged permanent configuration circuit.
Background
After integrated fabrication and packaging of some analog circuits, some functional configuration or parameter adjustment may be performed on the main circuit according to the application, test or customer requirements. Most of the prior art is implemented by using nonvolatile memory elements, which can meet such requirements, but the cost is too high due to the manufacturing process.
Disclosure of Invention
The invention aims to provide a permanently configured circuit after packaging, which can greatly reduce the cost of functional configuration or parameter adjustment after packaging, avoid using expensive processes and simplify the configuration process by using a resistive fuse array.
In order to realize the purpose, the following technical scheme is adopted:
a packaged permanent configuration circuit comprises a main control module, a power supply, a switch array, a fuse array, a reading module and a storage module; the main control module is respectively used for controlling the power supply, the switch array, the reading module and the storage module to work; the power supply generates two paths of power supply voltages, one path is used for the fuse array to work, and the other path is respectively used for the reading module to detect the state information of the fuse array and the storage module to store the state information of the fuse array; the switch array is used for applying current path control when the fuse array is fused.
Preferably, the storage module adopts a trigger.
Preferably, the fuse array employs a plurality of fuse resistors.
Preferably, the reading module comprises a current source Is1 and a switch tube Q1.
Preferably, the switch array comprises a plurality of switch tubes Q2.
By adopting the scheme, the invention has the beneficial effects that:
by using the resistive fuse array, the cost of function configuration or parameter adjustment after packaging can be greatly reduced, the use of expensive processes is avoided, the configuration process can be simplified, and a special power supply is more reliable. In addition, the management of power consumption is more intelligent, and the power consumption is saved by storing the detection state through the storage module and closing other modules through the main control module.
Drawings
FIG. 1 is a schematic block diagram of the present invention;
FIG. 2 is a circuit diagram of an example of the application of the present invention;
wherein the figures identify the description:
1/1 '-Master control Module, 2/2' -Power supply,
3/3 '-switch array, 4/4' -fuse array,
5/5 '-read module, 6/6' -memory module,
a/a' -a supply voltage for operation of the fuse array,
B/B' -a supply voltage for the operation of the read module and the memory module,
C/C' -output signal.
Detailed Description
The invention is described in detail below with reference to the figures and the specific embodiments.
Referring to fig. 1 to 2, the present invention provides a packaged permanent configuration circuit, which includes a main control module 1, a power supply 2, a switch array 3, a fuse array 4, a reading module 5, and a storage module 6; the main control module 1 is respectively used for controlling the power supply 2, the switch array 3, the reading module 5 and the storage module 6 to work; the power supply 2 generates two paths of power supply voltages, one path is used for the fuse array 4 to work, and the other path is respectively used for the reading module 5 to detect the state information of the fuse array 4 and the storage module 6 to store the state information of the fuse array 4; the switch array 3 is used for applying current path control when the fuse array 4 is blown.
Wherein, the storage module 6 adopts a trigger. The fuse array 4 employs a number of fuse resistors. The reading module 5 comprises a current source Is1 and a switch tube Q1. The switch array 3 includes a plurality of switch transistors Q2.
The working principle of the invention is as follows:
the power supply 2 is a special power supply voltage generating device, and the power supply 2 generates two paths of power supply voltages, wherein one path of power supply voltage A is specially used for supplying energy when the fuse array 4 is fused, and the other path of power supply voltage B is respectively used for supplying working power when the reading module 5 reads the state detection of the fuse array 4 and the storage of the storage module 6. The fuse array 4 is a fuse resistance that can change a physical state by high energy. The switch array 3 applies current path control for the fuse array 4 when blown. The reading module 5 detects the state of the fuse array 4 each time the power supply 2 is powered on, and the storage module 6 is used for storing the detected physical state of the fuse array 4 and outputting a signal C. The main control module 1 is used for controlling the whole fusing process and state reading process, closing the switch array 3 and the reading module 5 after reading and storing, and cutting off the power supply voltage of the A path by controlling the power supply 2 so as to save the power consumption of the power supply 2.
Fig. 2 shows an example of an application. The fuse array 4' is implemented using a fuse resistor that is permanently blown when high energy is applied; the switch array 3' is realized by using switch tubes Q2 (the number of the switch tubes is determined according to the requirement), and is a switch which can be controlled to apply high energy to the fuse resistor; the reading module 5' includes a current source Is1 and a switch Q1, and reads out the blown state of the fuse resistor. The storage module 6 'adopts a trigger to logically store the read fusing state and output a logic signal C'; the main control module 1' is a logic control circuit for controlling fusing and reading; the power supply 2 ' provides two paths of power supplies, one path A ' is used for providing fusing energy special for the fuse resistor, and the other path B ' is used for providing working power supplies for the reading module 5 ', the storage module 6 ' and the like. After the main control module 1 ' finishes reading and storing the fuse state, the power supply a ' for the fuse resistor can be cut off, and the circuit switch tube Q2, the reading module 5 ' and the like are turned off, so that the whole system is in a low power consumption state.
The present invention is not limited to the above preferred embodiments, and any modifications, equivalent substitutions and improvements made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (3)
1. A packaged permanent configuration circuit is characterized by comprising a main control module, a power supply, a switch array, a fuse array, a reading module and a storage module; the main control module is respectively used for controlling the power supply, the switch array, the reading module and the storage module to work; the power supply generates two paths of power supply voltages, one path is used for the fuse array to work, and the other path is respectively used for the reading module to detect the state information of the fuse array and the storage module to store the state information of the fuse array; the reading module detects the state of the fuse array when the power supply is powered on every time, and the storage module is used for storing the detected physical state of the fuse array and outputting a signal; the switch array is used for applying current path control when the fuse array is fused; the main control module is used for controlling the whole fusing process and state reading process, closing the switch array and the reading module after reading and storing, and cutting off the power supply voltage for the fuse array to work by controlling the power supply so as to save the power consumption of the power supply; the reading module comprises a current source Is1 and a switching tube Q1; the storage module adopts a trigger.
2. The permanently after package configuration circuit of claim 1, wherein the fuse array employs fuse resistors.
3. The packaged permanent configuration circuit of claim 2, wherein the switch array comprises a plurality of switch transistors Q2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810125012.5A CN108335717B (en) | 2018-02-07 | 2018-02-07 | Permanent configuration circuit after encapsulation |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201810125012.5A CN108335717B (en) | 2018-02-07 | 2018-02-07 | Permanent configuration circuit after encapsulation |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108335717A CN108335717A (en) | 2018-07-27 |
| CN108335717B true CN108335717B (en) | 2020-12-01 |
Family
ID=62927210
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201810125012.5A Active CN108335717B (en) | 2018-02-07 | 2018-02-07 | Permanent configuration circuit after encapsulation |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108335717B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1577800A (en) * | 2003-07-17 | 2005-02-09 | 株式会社东芝 | Read/program potential generating circuit |
| CN106297891A (en) * | 2016-09-07 | 2017-01-04 | 英特格灵芯片(天津)有限公司 | The detection method of a kind of fuse memory device and device |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101104643B1 (en) * | 2009-11-03 | 2012-01-12 | 창원대학교 산학협력단 | Asynchronous e-fuse OTP memory cell and asynchronous e-fuse OTP memory device |
| CN103529338B (en) * | 2013-10-30 | 2016-02-24 | 中国航空工业集团公司第六三一研究所 | A kind of fuse power-up state reading circuit of tandem and method |
| CN105139891B (en) * | 2015-09-11 | 2023-04-18 | 四川易冲科技有限公司 | Method and device for calibrating analog integrated circuit |
| CN107293331A (en) * | 2016-04-13 | 2017-10-24 | 中芯国际集成电路制造(上海)有限公司 | A kind of reading circuit and electronic installation of electrically programmable fuse data storage |
-
2018
- 2018-02-07 CN CN201810125012.5A patent/CN108335717B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1577800A (en) * | 2003-07-17 | 2005-02-09 | 株式会社东芝 | Read/program potential generating circuit |
| CN106297891A (en) * | 2016-09-07 | 2017-01-04 | 英特格灵芯片(天津)有限公司 | The detection method of a kind of fuse memory device and device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108335717A (en) | 2018-07-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN203325475U (en) | One-time programmable memory and integrated circuit comprising one-time programmable memory | |
| KR101767813B1 (en) | Methods and systems for nonvolatile memory data management | |
| KR101793368B1 (en) | Methods and systems for detecting and correcting errors in nonvolatile memory | |
| US6940744B2 (en) | Adaptive programming technique for a re-writable conductive memory device | |
| CN100474439C (en) | Electric resistance cross-point memory, recalibration testing method, and self-calibration electric resistance cross-point memory array chip | |
| US11416416B2 (en) | Random code generator with non-volatile memory | |
| CN105304125B (en) | Apparatus, system, and method for detecting write completion | |
| US20120188830A1 (en) | Semiconductor memory device correcting fuse data and method of operating the same | |
| KR101443419B1 (en) | Method and circuit for preventing high voltage memory disturb | |
| EP1476880A2 (en) | Non-volatile redundancy addresses memory | |
| US8054678B2 (en) | Stuck-at defect condition repair for a non-volatile memory cell | |
| JPH0843123A (en) | Sensor having programmable switching therehold value | |
| KR102389259B1 (en) | Memory device and operating method for memory device | |
| US10083724B2 (en) | Device and method for data-writing | |
| EP3174054B1 (en) | Sense circuit for rram | |
| US20140056084A1 (en) | Integrated circuit and memory device | |
| KR101950322B1 (en) | Voltage Generation Circuit | |
| US20220115051A1 (en) | Memory device and reference circuit thereof | |
| CN105144297A (en) | Resistance variable memory sensing | |
| KR20020061113A (en) | Semiconductor device | |
| CN108335717B (en) | Permanent configuration circuit after encapsulation | |
| CN104778968B (en) | A kind of RRAM voltage generating systems | |
| CN111192615A (en) | Programmable memory cell, nonvolatile memory system and control method thereof | |
| US20100061131A1 (en) | Circuit Arrangement Comprising a Memory Cell Field and Method for Operation Thereof | |
| CN205911022U (en) | A device for calibrating analog integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 518000 15c05, 15th floor, Shenye Tairan building, Tairan 8th Road, chegong temple, Shatou street, Futian District, Shenzhen City, Guangdong Province Patentee after: Shenzhen Weiyuan Semiconductor Co.,Ltd. Address before: 518000 15c05, 15th floor, Shenye Tairan building, Tairan 8th Road, chegong temple, Shatou street, Futian District, Shenzhen City, Guangdong Province Patentee before: SHENZHEN INNOVATION LOWPOWER SEMICONDUCTOR Co.,Ltd. |