CN108233924A - EMI reduction device and method based on phase modulation - Google Patents

EMI reduction device and method based on phase modulation Download PDF

Info

Publication number
CN108233924A
CN108233924A CN201810134921.5A CN201810134921A CN108233924A CN 108233924 A CN108233924 A CN 108233924A CN 201810134921 A CN201810134921 A CN 201810134921A CN 108233924 A CN108233924 A CN 108233924A
Authority
CN
China
Prior art keywords
phase
modulation
phase modulation
phase offset
emi reduction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201810134921.5A
Other languages
Chinese (zh)
Inventor
纳伦达尔·韦努戈帕尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ningbo Longying Semiconductor Co Ltd
Original Assignee
Lfc Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lfc Semiconductor Co ltd filed Critical Lfc Semiconductor Co ltd
Priority to CN201810134921.5A priority Critical patent/CN108233924A/en
Publication of CN108233924A publication Critical patent/CN108233924A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

The invention relates to an EMI reduction device and method based on phase modulation, the device comprises: a phase offset generator for applying a variable amount of phase offset to each modulation cycle of the input signal; a phase modulation read only memory for holding coefficients for determining an amount of phase shift applied at a specific time; and a phase controller for outputting a modulated signal having a phase offset determined by the coefficient. The present invention reduces EMI emissions by phase modulating a clock signal using an optimized delay or phase shift curve to spread the energy spectrum of the clock signal, with a minimum frequency shift to produce a maximally flat spectral response. The overall reliability of the system is increased since the present invention does not use a feedback loop and has a minimum of components.

Description

基于相位调制的EMI减少装置及方法EMI reduction device and method based on phase modulation

技术领域technical field

本发明涉及电磁兼容技术领域,具体涉及基于相位调制的EMI(electromagneticinterference,电磁干扰)减少装置及方法。The present invention relates to the technical field of electromagnetic compatibility, in particular to an EMI (electromagnetic interference, electromagnetic interference) reduction device and method based on phase modulation.

背景技术Background technique

诸如电压或电流的任何电开关信号是许多数字电子装置的电磁干扰(EMI)的主要来源。由这些电子装置生成的EMI必须被抑制以避免与其他电子装置发生干扰并且满足FCC规定。减少EMI的传统方法包括使用“被动”元件,诸如金属屏蔽、扼流圈、铁氧体磁珠、电阻器和电容器等。新近的趋势已经利用“主动”方式,其中集中在窄带的峰值能量被分布在更宽的频带上。这一技术通常称为扩展频谱调制。Any electrical switching signal, such as voltage or current, is a major source of electromagnetic interference (EMI) for many digital electronic devices. EMI generated by these electronic devices must be suppressed to avoid interference with other electronic devices and to meet FCC regulations. Traditional methods of reducing EMI include the use of "passive" components such as metal shields, chokes, ferrite beads, resistors, and capacitors. A recent trend has been to utilize an "active" approach, where peak energy concentrated in a narrow band is distributed over a wider frequency band. This technique is commonly referred to as spread spectrum modulation.

扩展频谱的方法主要基于利用锁相环实施的频率调制。其他实施方式包括使用插入在信号路径中的开关延迟元件。这些方法的限制在于无法在引起问题的信号中物理地实现极端小的频率偏移以及提供实质性的EMI减少益处。The spread spectrum method is mainly based on frequency modulation implemented with a phase-locked loop. Other implementations include the use of switched delay elements inserted in the signal path. These approaches are limited by the inability to physically achieve extremely small frequency offsets in the offending signal and provide substantial EMI reduction benefits.

图1示出一种基于锁相环(PLL)的主动EMI(扩展频谱)减少装置的方框图。如图1所示,基于PLL的架构使用包括计数器、电压或电流控制振荡器、相位比较器和滤波器的多个元件构成反馈回路网络来实施。在回路的任一元件出现故障时将造成灾难性故障。并且,来自PLL的抖动会造成较大的频率偏移。FIG. 1 shows a block diagram of an active EMI (spread spectrum) reduction device based on a phase-locked loop (PLL). As shown in Figure 1, a PLL-based architecture is implemented using a feedback loop network of multiple elements including counters, voltage- or current-controlled oscillators, phase comparators, and filters. Failure of any element of the circuit will result in catastrophic failure. Also, jitter from the PLL can cause large frequency offsets.

发明内容Contents of the invention

鉴于以上问题,本发明不使用反馈回路而是通过使用优化的延迟或相位偏移曲线来对时钟信号进行相位调制以使时钟信号的能量频谱扩展,从而减少EMI发射,其中利用最小的频率偏移来产生最大平坦的频谱响应。由于本发明不使用反馈回路并且具有最少的组件,从而增大了系统的总体可靠性。In view of the above problems, the present invention does not use a feedback loop but phase modulates the clock signal by using an optimized delay or phase offset profile to spread the energy spectrum of the clock signal, thereby reducing EMI emissions, wherein the minimum frequency offset is utilized to produce the most flat spectral response. Since the invention does not use a feedback loop and has a minimum of components, the overall reliability of the system is increased.

根据本发明的一方面,提供了一种基于相位调制的EMI减少装置,包括:According to an aspect of the present invention, a kind of EMI reduction device based on phase modulation is provided, comprising:

相位偏移发生器,用于将可变的相位偏移量施加到输入信号的每一个调制循环;a phase offset generator for applying a variable phase offset to each modulation cycle of the input signal;

相位调制只读存储器,用于保存在特定时刻施加相位偏移量时所确定的系数;以及a phase modulation read-only memory for storing coefficients determined when a phase offset is applied at a particular time; and

相位控制器,用于输出具有由所述系数确定的相位偏移量的调制信号。a phase controller for outputting a modulated signal with a phase offset determined by the coefficient.

所述的基于相位调制的EMI减少装置,所述调制信号具有最低低至+/-0.05%以下的相位偏移并且具有大于1的调制比。In the EMI reduction device based on phase modulation, the modulated signal has a minimum phase shift as low as +/-0.05% and a modulation ratio greater than 1.

所述的基于相位调制的EMI减少装置,所述相位偏移发生器包括:由多个电流受限型缓冲器构成的延迟线,其中,通过改变馈送至各个电流受限型缓冲器的电流量来改变所述相位偏移量。In the EMI reduction device based on phase modulation, the phase offset generator includes: a delay line composed of a plurality of current-limited buffers, wherein, by changing the amount of current fed to each current-limited buffer to change the phase offset.

所述的基于相位调制的EMI减少装置,所述相位偏移发生器包括:The described EMI reduction device based on phase modulation, the phase offset generator includes:

可变负载元件,其设置在所述输入信号的路径中,用于通过改变负载来改变所述输入信号的斜率;以及a variable load element disposed in the path of the input signal for varying the slope of the input signal by varying the load; and

缓冲器,用于恢复斜率改变的信号的陡沿率并相对于在先沿产生延迟,以改变所述相位偏移量。A buffer for recovering the steep edge rate of the slope-changed signal and delaying it relative to the preceding edge to change the phase offset.

所述的基于相位调制的EMI减少装置,所述可变负载元件包括:电容性元件、电阻性元件、电感性元件或它们的任意组合。In the EMI reduction device based on phase modulation, the variable load element includes: a capacitive element, a resistive element, an inductive element or any combination thereof.

所述的基于相位调制的EMI减少装置,所述相位偏移发生器包括:由多个单独的延迟元件构成并且具有单独访问的多个级的抽头延迟线,其中通过在任意级控制延迟元件来改变所述相位偏移量。According to the EMI reduction device based on phase modulation, the phase offset generator includes: a tapped delay line composed of a plurality of individual delay elements and having a plurality of stages of independent access, wherein the delay element is controlled at any stage to Change the phase offset.

所述的基于相位调制的EMI减少装置,所述相位调制只读存储器包括:查找表,所述查找表设置有控制字,用于确定在特定时刻施加的相位偏移量的系数。In the EMI reduction device based on phase modulation, the phase modulation read-only memory includes: a look-up table, and the look-up table is provided with a control word for determining the coefficient of the phase offset applied at a specific moment.

所述的基于相位调制的EMI减少装置,所述相位调制只读存储器包括:具有各个元件由只读存储器的地址选择的行和列的只读存储器架构。According to the EMI reduction device based on phase modulation, the phase modulation read-only memory includes: a read-only memory architecture with rows and columns whose components are selected by addresses of the read-only memory.

所述的基于相位调制的EMI减少装置,所述系数改变的速率通过计数器来改变,所述计数器将地址提供给所述相位调制只读存储器,所述调制信号的调制速率由下式得出:In the EMI reduction device based on phase modulation, the rate of change of the coefficient is changed by a counter, and the counter provides an address to the phase modulation read-only memory, and the modulation rate of the modulation signal is obtained by the following formula:

Fm=Fin/(D×N)Fm=Fin/(D×N)

其中,Fm为调制速率,Fin为输入频率,D为输入除数,N为ROM计数器最大计数值,并且假定ROM计数器顺序地从1计数到N。Among them, Fm is the modulation rate, Fin is the input frequency, D is the input divisor, N is the maximum count value of the ROM counter, and it is assumed that the ROM counter counts from 1 to N sequentially.

所述的基于相位调制的EMI减少装置,所述调制比的计算方式为:调制比β=Δf/Fm,其中,Δf为在输入频率Fin上形成的总频率偏差,Fm为调制频率;所述调制比最大值为2。In the EMI reduction device based on phase modulation, the calculation method of the modulation ratio is: modulation ratio β=Δf/Fm, where Δf is the total frequency deviation formed on the input frequency Fin, and Fm is the modulation frequency; the The maximum modulation ratio is 2.

根据本发明的另一方面,提供了一种基于相位调制的EMI减少方法,包括:According to another aspect of the present invention, a kind of EMI reduction method based on phase modulation is provided, comprising:

通过相位偏移发生器,将可变的相位偏移量施加到输入信号的每一个调制循环;Applying a variable phase offset to each modulation cycle of the input signal via a phase offset generator;

通过相位调制只读存储器,保存用于在特定时刻施加相位偏移量所确定的系数;以及by means of a phase modulation read-only memory, storing coefficients determined for applying a phase offset at a particular time instant; and

通过相位控制器,输出具有由所述系数确定的相位偏移量的调制信号。Through the phase controller, a modulated signal with a phase offset determined by the coefficients is output.

根据实施例,所述调制信号具有最低低至+/-0.05%以下的相位偏移并且具有大于1的调制比。According to an embodiment, said modulated signal has a phase shift down to below +/-0.05% and has a modulation ratio greater than 1.

所述的基于相位调制的EMI减少方法,其中,所述相位偏移发生器包括:由多个电流受限型缓冲器构成的延迟线,其中,通过改变馈送至各个电流受限型缓冲器的电流量来改变所述相位偏移量。The EMI reduction method based on phase modulation, wherein the phase offset generator includes: a delay line composed of a plurality of current-limited buffers, wherein, by changing the amount of current to change the phase offset.

所述的基于相位调制的EMI减少方法,其中,所述相位偏移发生器包括:The described EMI reduction method based on phase modulation, wherein, the phase offset generator includes:

可变负载元件,其设置在所述输入信号的路径中,用于通过改变负载来改变所述输入信号的斜率;以及a variable load element disposed in the path of the input signal for varying the slope of the input signal by varying the load; and

缓冲器,用于恢复斜率改变的信号的陡沿率并相对于在先沿产生延迟,以改变所述相位偏移量。A buffer for recovering the steep edge rate of the slope-changed signal and delaying it relative to the preceding edge to change the phase offset.

所述的基于相位调制的EMI减少方法,其中,所述可变负载元件包括:电容性元件、电阻性元件、电感性元件或它们的任意组合。In the EMI reduction method based on phase modulation, the variable load element includes: a capacitive element, a resistive element, an inductive element or any combination thereof.

所述的基于相位调制的EMI减少方法,其中,所述相位偏移发生器包括:由多个单独的延迟元件构成并且具有单独访问的多个级的抽头延迟线,其中通过在任意级控制延迟元件来改变所述相位偏移量。The EMI reduction method based on phase modulation, wherein the phase offset generator includes: a tapped delay line consisting of a plurality of individual delay elements and having a plurality of stages accessed separately, wherein the delay is controlled at any stage by element to change the phase offset.

所述的基于相位调制的EMI减少方法,其中,所述相位调制只读存储器包括:查找表,所述查找表设置有控制字,用于确定在特定时刻施加的相位偏移量的系数。In the phase modulation-based EMI reduction method, wherein the phase modulation read-only memory includes: a look-up table, the look-up table is provided with a control word for determining the coefficient of the phase offset applied at a specific moment.

所述的基于相位调制的EMI减少方法,其中,所述相位调制只读存储器包括:具有各个元件由只读存储器的地址选择的行和列的只读存储器架构。In the phase modulation-based EMI reduction method, the phase modulation read-only memory includes: a read-only memory architecture having rows and columns whose components are selected by addresses of the read-only memory.

所述的基于相位调制的EMI减少方法,其中,所述系数改变的速率通过计数器来改变,所述计数器将地址提供给所述相位调制只读存储器,所述调制信号的调制速率由下式得出:The EMI reduction method based on phase modulation, wherein, the rate of change of the coefficient is changed by a counter, and the counter provides an address to the phase modulation read-only memory, and the modulation rate of the modulation signal is obtained by the following formula out:

Fm=Fin/(D×N)Fm=Fin/(D×N)

其中,Fm为调制速率,Fin为输入频率,D为输入除数,N为ROM计数器最大计数值,并且假定ROM计数器顺序地从1计数到N。Among them, Fm is the modulation rate, Fin is the input frequency, D is the input divisor, N is the maximum count value of the ROM counter, and it is assumed that the ROM counter counts from 1 to N sequentially.

所述的基于相位调制的EMI减少方法,其中,所述调制比的计算方式为:调制比β=Δf/Fm,其中Δf为在输入频率Fin上形成的总频率偏差,Fm为调制频率;所述调制比最大值为2。The described EMI reduction method based on phase modulation, wherein the calculation method of the modulation ratio is: modulation ratio β=Δf/Fm, wherein Δf is the total frequency deviation formed on the input frequency Fin, and Fm is the modulation frequency; The maximum modulation ratio is 2.

附图说明Description of drawings

附图用来提供对本发明的进一步理解,并且构成说明书的一部分,与本发明的实施例共同用于解释本发明,并不构成对本发明的限制。The accompanying drawings are used to provide a further understanding of the present invention, and constitute a part of the description, and are used together with the embodiments of the present invention to explain the present invention, and do not constitute a limitation to the present invention.

图1是现有技术的基于锁相环(PLL)的主动EMI(利用扩展频谱方式)减少装置的方框图。FIG. 1 is a block diagram of an active EMI reduction device based on a phase-locked loop (PLL) (using a spread spectrum method) in the prior art.

图2是根据本发明实施例的基于相位调制的EMI减少装置的方框图。FIG. 2 is a block diagram of an EMI reduction device based on phase modulation according to an embodiment of the present invention.

图3是示出输入信号经过本发明实施例的基于相位调制的EMI减少装置调制后的输出信号的示意图。Fig. 3 is a schematic diagram showing an output signal after an input signal is modulated by the EMI reduction device based on phase modulation according to an embodiment of the present invention.

图4是根据本发明实施例的基于相位调制的EMI减少装置的相位偏移发生器的一实施例的方框图。FIG. 4 is a block diagram of an embodiment of a phase offset generator of an EMI reduction device based on phase modulation according to an embodiment of the present invention.

图5是根据本发明实施例的基于相位调制的EMI减少装置的相位偏移发生器的另一实施例的方框图。FIG. 5 is a block diagram of another embodiment of a phase offset generator of a phase modulation based EMI reduction apparatus according to an embodiment of the present invention.

图6是根据本发明实施例的基于相位调制的EMI减少装置的相位调制只读存储器的方框图。FIG. 6 is a block diagram of a phase modulation ROM of a phase modulation based EMI reduction device according to an embodiment of the present invention.

图7是未调制的时钟信号的频谱图。Fig. 7 is a spectrum diagram of an unmodulated clock signal.

图8是根据本发明实施例的基于相位调制的EMI减少装置调制的时钟信号的频谱图。FIG. 8 is a frequency spectrum diagram of a clock signal modulated by the phase modulation-based EMI reduction apparatus according to an embodiment of the present invention.

具体实施方式Detailed ways

为使本发明的目的、技术方案和优点更加清楚,以下结合附图对本发明作进一步地详细说明。In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be further described in detail below in conjunction with the accompanying drawings.

以下结合说明书附图对本发明的实施例进行说明,应当理解,此处所描述的优选实施例仅用于说明和解释本发明,并不用于限定本发明。并且在不相冲突的情况下,本发明的实施例中的特征可以相互结合,所形成的技术方案均在本发明的保护范围之内。The embodiments of the present invention will be described below in conjunction with the accompanying drawings. It should be understood that the preferred embodiments described here are only used to illustrate and explain the present invention, and are not intended to limit the present invention. And in the case of no conflict, the features in the embodiments of the present invention can be combined with each other, and the formed technical solutions are all within the protection scope of the present invention.

图2示出根据本发明实施例的基于相位调制的EMI减少装置的方框图。如图2所示,本实施例的基于相位调制的EMI减少装置包括:FIG. 2 shows a block diagram of an EMI reduction device based on phase modulation according to an embodiment of the present invention. As shown in Figure 2, the EMI reduction device based on phase modulation of this embodiment includes:

相位偏移发生器201,用于将可变的相位偏移量施加到输入信号的每一个调制循环;a phase offset generator 201, configured to apply a variable phase offset to each modulation cycle of the input signal;

相位调制只读存储器202,用于保存用于确定在特定时刻施加的相位偏移量的系数;以及a phase modulation ROM 202 for storing coefficients used to determine the amount of phase offset to apply at a particular moment; and

相位控制器203,用于输出具有由系数确定的相位偏移量的调制信号,a phase controller 203, configured to output a modulated signal having a phase offset determined by a coefficient,

其中,输出的调制信号具有非常小的相位偏移,例如低至+/-0.05%,更有特定情况下,相位偏移能够低于+/-0.05%,针对大于+/-0.05%的情况,也同样能够达到实现相位调制控制,并且输出的调制信号具有大于1的调制比,从而提供优异的EMI减少。Among them, the output modulation signal has a very small phase shift, for example, as low as +/-0.05%, and in more specific cases, the phase shift can be lower than +/-0.05%, for the case of greater than +/-0.05% , can also achieve phase modulation control, and the output modulation signal has a modulation ratio greater than 1, thereby providing excellent EMI reduction.

进一步地,图3示出输入信号经过本发明实施例的基于相位调制的EMI减少装置调制后的输出信号。如图3所示,输入信号的周期为T,经过本发明的EMI减少装置调制后,输出信号每隔若干循环增加小量变化δt,换言之,输出的调制信号具有非常小的相位偏移并且具有大于1的调制比,从而提供优异的EMI减少。Further, FIG. 3 shows the output signal after the input signal is modulated by the EMI reduction device based on phase modulation according to the embodiment of the present invention. As shown in Figure 3, the period of the input signal is T, after being modulated by the EMI reduction device of the present invention, the output signal increases a small amount of change δt every several cycles, in other words, the output modulated signal has a very small phase shift and has Modulation ratios greater than 1, thus providing excellent EMI reduction.

以下具体描述调制比的计算。The calculation of the modulation ratio is specifically described below.

首先,通过相位偏移φ(t)和调制速率Fm来计算频率偏移Δf。其中,T为信号的周期,δT为周期偏移(在半调制循环上)。First, the frequency offset Δf is calculated from the phase offset φ(t) and the modulation rate Fm. where T is the period of the signal and δT is the period offset (over the half modulation cycle).

相位偏移φ(t)=δT/TPhase offset φ(t)=δT/T

Tm=调制周期=1/FmTm = modulation period = 1/Fm

(半调制循环上的)频率偏移Δf=φ(t)/(Tm/2)(on half modulation cycle) frequency offset Δf = φ(t)/(Tm/2)

(完整调制循环上的)频率偏移Δf=(2*φ(t))/TmFrequency offset (over a complete modulation cycle) Δf = (2*φ(t))/Tm

(完整调制循环上的)频率偏移Δf=(2*δT/T)/TmFrequency offset (over a complete modulation cycle) Δf = (2*δT/T)/Tm

(完整调制循环上的)频率偏移Δf=(2*δT)/(T*Tm)Frequency offset (over a complete modulation cycle) Δf = (2*δT)/(T*Tm)

N为调制速率除数,即ROM计数器最大计数值。N is the divisor of the modulation rate, that is, the maximum count value of the ROM counter.

Tm=N*T*R,其中R为相位偏移ROM的长度,则Tm=N*T*R, where R is the length of the phase offset ROM, then

(完整调制循环上的)频率偏移Δf=(2*δT)/(N*R*T^2)(over a complete modulation cycle) frequency offset Δf=(2*δT)/(N*R*T^2)

其中,可控变量为:δT、N和R,则Among them, the controllable variables are: δT, N and R, then

调制比β=Δf/Fm,其中Fm=1/Tm,其中,Δf为在输入频率Fin上形成的总频率偏差,则Modulation ratio β=Δf/Fm, where Fm=1/Tm, where Δf is the total frequency deviation formed on the input frequency Fin, then

β=Δf*Tm,结合以上等式,则β=Δf*Tm, combined with the above equation, then

β=(2*δT)/Tβ=(2*δT)/T

其中,对于宽带调制β>>1,并且where, for broadband modulation β>>1, and

在完整循环延迟时,Maxβ=2*T/T=2。At full cycle delay, Maxβ=2*T/T=2.

图4示出根据本发明实施例的基于相位调制的EMI减少装置的相位偏移发生器的一实施例的方框图。如图4所示,在本实施例中,相位偏移发生器包括由一连串电流受限型缓冲器401-403构成的延迟线,输入信号馈送到延迟线中,各个缓冲器的传播时间由馈送至该缓冲器的电流量控制。通过改变电流,来改变延迟,从而产生延迟的调制。FIG. 4 shows a block diagram of an embodiment of a phase offset generator of an EMI reduction device based on phase modulation according to an embodiment of the present invention. As shown in Figure 4, in this embodiment, the phase offset generator includes a delay line composed of a series of current-limited buffers 401-403, the input signal is fed into the delay line, and the propagation time of each buffer is determined by the feed current flow control to this buffer. By varying the current, the delay is varied, resulting in modulation of the delay.

图5示出根据本发明实施例的基于相位调制的EMI减少装置的相位偏移发生器的另一实施例的方框图。如图5所示,在本实施例中,相位偏移发生器包括:FIG. 5 shows a block diagram of another embodiment of a phase offset generator of a phase modulation-based EMI reduction device according to an embodiment of the present invention. As shown in Figure 5, in this embodiment, the phase offset generator includes:

可变负载元件501,设置在输入信号的路径中,用于通过改变负载来改变输入信号的斜率;以及The variable load element 501 is arranged in the path of the input signal, and is used to change the slope of the input signal by changing the load; and

缓冲器502,用于恢复斜率改变的信号的陡沿率并相对于在先沿产生延迟,以改变相位偏移量。The buffer 502 is used to restore the steep edge rate of the signal whose slope changes and generate a delay relative to the preceding edge, so as to change the phase offset.

在本实施例中,可变负载元件为电容性元件,然而,本发明不限于此,可变负载元件也可以是电阻性元件、电感性元件,或全部三者或任意两者的组合。通过改变提供给输入信号的负载,连续沿之间的延迟或相位偏移也改变,从而产生延迟的调制。In this embodiment, the variable load element is a capacitive element, however, the present invention is not limited thereto, and the variable load element may also be a resistive element, an inductive element, or a combination of all three or any two. By varying the load presented to the input signal, the delay or phase offset between successive edges also changes, resulting in delayed modulation.

在上述两个实施例中,还可以分别结合模拟控制使用数字模拟转换器以数字地控制延迟或负载的模拟变化。In the above two embodiments, a digital-to-analog converter can also be used in conjunction with analog control to digitally control the delay or the analog variation of the load, respectively.

在另一实施例中,相位偏移发生器还可以包括由多个单独的延迟元件构成并且具有单独访问的多个级的抽头延迟线,其中通过在任意级控制延迟元件来改变相位偏移量。例如,可以具有10级延迟线,其中每个延迟级等于例如1秒。可以选择任一级以获得1、2、3等直到10秒的延迟。如果我们在级3处抽头,则获得3秒延迟。In another embodiment, the phase offset generator may also include a tapped delay line consisting of a plurality of individual delay elements and having individually accessed stages, wherein the phase offset is varied by controlling the delay elements at any stage . For example, it is possible to have a 10-stage delay line, where each delay stage is equal to, for example, 1 second. Any level can be chosen to get 1, 2, 3, etc. up to 10 seconds of delay. If we tap at level 3, we get a 3 second delay.

以下,具体描述根据本发明实施例的基于相位调制的EMI减少装置的相位偏移只读存储器(ROM)。Hereinafter, the phase offset read only memory (ROM) of the phase modulation based EMI reduction device according to the embodiment of the present invention will be specifically described.

相位调制ROM保存系数以及所需的相位偏移或延迟施加给输入信号(待相位调制的信号)的序列。在一实施例中,相位调制ROM可以包括查找表,其中通过提供给查找表的控制字来选择延迟。这可以实施为组合逻辑块或通过任意其他方式。The phase modulation ROM holds the sequence of coefficients and the desired phase offset or delay to be applied to the input signal (the signal to be phase modulated). In an embodiment, the phase modulation ROM may include a look-up table, where the delay is selected by a control word supplied to the look-up table. This can be implemented as a combinational logic block or by any other means.

在另一实施例中,相位调制ROM可以包括各个元件由ROM地址选择的行和列的传统ROM架构。注意,对于任一这些方法的扩展将通过对接口编程或者在电路制造的任意阶段编程,而引入对这些ROM系数动态地编程的能力。这将允许进一步优化装置以适应要求。In another embodiment, the phase modulation ROM may comprise a conventional ROM architecture with individual elements selected by the ROM address in rows and columns. Note that an extension to either of these methods would introduce the ability to dynamically program these ROM coefficients by programming the interface or programming at any stage of circuit fabrication. This will allow further optimization of the device to suit requirements.

输入信号经受的总的最大相位偏移确定了最大相位偏离以及由此的调制信号的最大频率偏离。相位调制ROM提供相位偏移值的速率确定了调制信号的调制速率。ROM系数改变的速率可以通过许多方式来控制,其中之一是通过计数器,该计数器将“地址”提供给ROM。The total maximum phase deviation experienced by the input signal determines the maximum phase deviation and thus the maximum frequency deviation of the modulated signal. The rate at which the phase modulation ROM provides phase offset values determines the modulation rate of the modulated signal. The rate at which the ROM coefficients change can be controlled in a number of ways, one of which is through a counter that provides an "address" to the ROM.

参照图6,其示出根据本发明实施例的基于相位调制的EMI减少装置的相位调制只读存储器(ROM)的方框图。如图6所示,计数器由输入信号计时并且调制速率计算如下:Referring to FIG. 6 , it shows a block diagram of a phase modulation read only memory (ROM) of a phase modulation based EMI reduction device according to an embodiment of the present invention. As shown in Figure 6, the counter is clocked by the input signal and the modulation rate is calculated as follows:

Fm=Fin/(D×N)Fm=Fin/(D×N)

其中,Fm为调制速率,Fin为输入频率,D为输入除数,N为ROM计数器最大计数值,并且假定ROM计数器顺序地从1计数到N。Among them, Fm is the modulation rate, Fin is the input frequency, D is the input divisor, N is the maximum count value of the ROM counter, and it is assumed that the ROM counter counts from 1 to N sequentially.

图7示出未调制的时钟信号的频谱图。图8示出根据本发明实施例的基于相位调制的EMI减少装置调制的时钟信号的频谱图。如图7所示,未调制的时钟信号归一化到0dB,而在图8中,经过正弦波相位调制后的时钟信号的谐波的峰值幅度均被抑制,例如在频率f0下,峰值幅度下降6dB。Fig. 7 shows a spectrum diagram of an unmodulated clock signal. FIG. 8 shows a spectrum diagram of a clock signal modulated by the phase modulation-based EMI reduction apparatus according to an embodiment of the present invention. As shown in Figure 7, the unmodulated clock signal is normalized to 0dB, while in Figure 8, the peak amplitudes of the harmonics of the sinusoidal phase modulated clock signal are all suppressed, for example, at frequency f0, the peak amplitude 6dB down.

根据本发明的另一方面,还提供了一种基于相位调制的EMI减少方法,包括:According to another aspect of the present invention, a kind of EMI reduction method based on phase modulation is also provided, comprising:

通过相位偏移发生器,将可变的相位偏移量施加到输入信号的每一个调制循环;Applying a variable phase offset to each modulation cycle of the input signal via a phase offset generator;

通过相位调制只读存储器,保存用于确定在特定时刻施加的相位偏移量的系数;以及storing coefficients for determining the amount of phase offset to apply at a particular instant, via a phase modulation read-only memory; and

通过相位控制器,输出具有由所述系数确定的相位偏移量的调制信号。Through the phase controller, a modulated signal with a phase offset determined by the coefficients is output.

所述调制信号具有最低低至+/-0.05%以下的相位偏移并且具有大于1的调制比,从而提供优异的EMI减少。The modulated signal has a minimum phase shift as low as +/-0.05% and has a modulation ratio greater than 1, providing excellent EMI reduction.

综上所述,本发明通过使用优化的延迟或相位偏移曲线来对时钟信号进行相位调制以使时钟信号的能量频谱扩展,从而减少EMI发射,其中利用最小的频率偏移来产生最大平坦的频谱响应。由于本发明不使用反馈回路并且具有最少的组件,从而增大了系统的总体可靠性。In summary, the present invention reduces EMI emissions by phase modulating a clock signal using an optimized delay or phase offset profile to spread the energy spectrum of the clock signal, wherein the smallest frequency offset is utilized to produce the largest flat spectral response. Since the invention does not use a feedback loop and has a minimum of components, the overall reliability of the system is increased.

虽然本申请所公开的实施方式如上,但所述的内容只是为了便于理解本申请而采用的实施方式,并非用以限定本申请。任何本申请所属技术领域内的技术人员,在不脱离本申请所公开的精神和范围的前提下,可以在实施的形式上及细节上作任何的修改与变化,但本申请的保护范围,仍须以所附的权利要求书所界定的范围为准。Although the embodiments disclosed in the present application are as above, the content described is only the embodiments adopted for the convenience of understanding the present application, and is not intended to limit the present application. Anyone skilled in the technical field to which this application belongs can make any modifications and changes in the form and details of implementation without departing from the spirit and scope disclosed in this application, but the protection scope of this application remains the same. The scope defined by the appended claims shall prevail.

Claims (20)

1.一种基于相位调制的EMI减少装置,其特征在于,包括:1. A kind of EMI reducing device based on phase modulation, it is characterized in that, comprising: 相位偏移发生器,用于将可变的相位偏移量施加到输入信号的每一个调制循环;a phase offset generator for applying a variable phase offset to each modulation cycle of the input signal; 相位调制只读存储器,用于保存在特定时刻施加相位偏移量时所确定的系数;以及a phase modulation read-only memory for storing coefficients determined when a phase offset is applied at a particular time; and 相位控制器,用于输出具有由所述系数确定的相位偏移量的调制信号。a phase controller for outputting a modulated signal with a phase offset determined by the coefficient. 2.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述调制信号具有最低低至+/-0.05%以下的相位偏移并且具有大于1的调制比。2 . The EMI reduction device based on phase modulation according to claim 1 , wherein the modulation signal has a minimum phase shift as low as +/-0.05% or less and has a modulation ratio greater than 1. 3 . 3.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述相位偏移发生器包括:由多个电流受限型缓冲器构成的延迟线,其中,通过改变馈送至各个电流受限型缓冲器的电流量来改变所述相位偏移量。3. The EMI reduction device based on phase modulation according to claim 1, wherein the phase offset generator comprises: a delay line composed of a plurality of current-limited buffers, wherein, by changing the feed to The amount of current in each current-limited buffer changes the phase offset. 4.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述相位偏移发生器包括:4. The EMI reduction device based on phase modulation according to claim 1, wherein the phase offset generator comprises: 可变负载元件,其设置在所述输入信号的路径中,用于通过改变负载来改变所述输入信号的斜率;以及a variable load element disposed in the path of the input signal for varying the slope of the input signal by varying the load; and 缓冲器,用于恢复斜率改变的信号的陡沿率并相对于在先沿产生延迟,以改变所述相位偏移量。A buffer for recovering the steep edge rate of the slope-changed signal and delaying it relative to the preceding edge to change the phase offset. 5.根据权利要求4所述的基于相位调制的EMI减少装置,其特征在于,所述可变负载元件包括:电容性元件、电阻性元件、电感性元件或它们的任意组合。5. The EMI reduction device based on phase modulation according to claim 4, wherein the variable load element comprises: a capacitive element, a resistive element, an inductive element or any combination thereof. 6.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述相位偏移发生器包括:由多个单独的延迟元件构成并且具有单独访问的多个级的抽头延迟线,其中通过在任意级控制延迟元件来改变所述相位偏移量。6. The EMI reduction device based on phase modulation according to claim 1, wherein the phase offset generator comprises: a tapped delay line consisting of a plurality of individual delay elements and having a plurality of stages of independent access , where the phase offset is varied by controlling the delay elements at any stage. 7.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述相位调制只读存储器包括:查找表,所述查找表设置有控制字,用于确定在特定时刻施加的相位偏移量的系数。7. The EMI reduction device based on phase modulation according to claim 1, wherein the phase modulation read-only memory comprises: a look-up table, the look-up table is provided with a control word for determining the Factor for the phase offset. 8.根据权利要求1所述的基于相位调制的EMI减少装置,其特征在于,所述相位调制只读存储器包括:具有各个元件由只读存储器的地址选择的行和列的只读存储器架构。8 . The EMI reduction device based on phase modulation according to claim 1 , wherein the phase modulation read-only memory comprises: a read-only memory architecture having rows and columns whose elements are selected by addresses of the read-only memory. 9.根据权利要求7或8所述的基于相位调制的EMI减少装置,其特征在于,所述系数改变的速率通过计数器来改变,所述计数器将地址提供给所述相位调制只读存储器,所述调制信号的调制速率由下式得出:9. The EMI reduction device based on phase modulation according to claim 7 or 8, wherein the rate at which the coefficient changes is changed by a counter, and the counter provides an address to the phase modulation ROM, so The modulation rate of the modulated signal is given by: Fm=Fin/(D×N)Fm=Fin/(D×N) 其中,Fm为调制速率,Fin为输入频率,D为输入除数,N为ROM计数器最大计数值,并且假定ROM计数器顺序地从1计数到N。Among them, Fm is the modulation rate, Fin is the input frequency, D is the input divisor, N is the maximum count value of the ROM counter, and it is assumed that the ROM counter counts from 1 to N sequentially. 10.根据权利要求2所述的基于相位调制的EMI减少装置,其特征在于,所述调制比的计算方式为:调制比β=Δf/Fm,其中Δf为在输入频率Fin上形成的总频率偏差,Fm为调制频率;所述调制比最大值为2。10. The EMI reduction device based on phase modulation according to claim 2, wherein the calculation method of the modulation ratio is: modulation ratio β=Δf/Fm, where Δf is the total frequency formed on the input frequency Fin Deviation, Fm is the modulation frequency; the maximum value of the modulation ratio is 2. 11.一种基于相位调制的EMI减少方法,其特征在于,包括:11. A method for reducing EMI based on phase modulation, comprising: 通过相位偏移发生器,将可变的相位偏移量施加到输入信号的每一个调制循环;Applying a variable phase offset to each modulation cycle of the input signal via a phase offset generator; 通过相位调制只读存储器,保存用于在特定时刻施加相位偏移量所确定的系数;以及by means of a phase modulation read-only memory, storing coefficients determined for applying a phase offset at a particular time instant; and 通过相位控制器,输出具有由所述系数确定的相位偏移量的调制信号。Through the phase controller, a modulated signal with a phase offset determined by the coefficients is output. 12.根据权利要求11所述的基于相位调制的EMI减少方法,其中,所述调制信号具有最低低至+/-0.05%以下的相位偏移并且具有大于1的调制比。12. The EMI reduction method based on phase modulation according to claim 11, wherein said modulated signal has a minimum phase shift as low as +/-0.05% or less and has a modulation ratio greater than 1. 13.根据权利要求11所述的基于相位调制的EMI减少方法,其中,所述相位偏移发生器包括:由多个电流受限型缓冲器构成的延迟线,其中,通过改变馈送至各个电流受限型缓冲器的电流量来改变所述相位偏移量。13. The EMI reduction method based on phase modulation according to claim 11, wherein the phase offset generator comprises: a delay line composed of a plurality of current-limited buffers, wherein, by changing the current The amount of current limited to the snubber to change the phase offset. 14.根据权利要求11所述的基于相位调制的EMI减少方法,其中,所述相位偏移发生器包括:14. The EMI reduction method based on phase modulation according to claim 11, wherein the phase offset generator comprises: 可变负载元件,其设置在所述输入信号的路径中,用于通过改变负载来改变所述输入信号的斜率;以及a variable load element disposed in the path of the input signal for varying the slope of the input signal by varying the load; and 缓冲器,用于恢复斜率改变的信号的陡沿率并相对于在先沿产生延迟,以改变所述相位偏移量。A buffer for recovering the steep edge rate of the slope-changed signal and delaying it relative to the preceding edge to change the phase offset. 15.根据权利要求14所述的基于相位调制的EMI减少方法,其特征在于,所述可变负载元件包括:电容性元件、电阻性元件、电感性元件或它们的任意组合。15. The method for reducing EMI based on phase modulation according to claim 14, wherein the variable load element comprises: a capacitive element, a resistive element, an inductive element or any combination thereof. 16.根据权利要求11所述的基于相位调制的EMI减少方法,其特征在于,所述相位偏移发生器包括:由多个单独的延迟元件构成并且具有单独访问的多个级的抽头延迟线,其中通过在任意级控制延迟元件来改变所述相位偏移量。16. The EMI reduction method based on phase modulation according to claim 11, wherein the phase offset generator comprises: a tapped delay line consisting of a plurality of individual delay elements and having a plurality of stages of independent access , where the phase offset is varied by controlling the delay elements at any stage. 17.根据权利要求11所述的基于相位调制的EMI减少方法,其特征在于,所述相位调制只读存储器包括:查找表,所述查找表设置有控制字,用于确定在特定时刻施加的相位偏移量的系数。17. The EMI reduction method based on phase modulation according to claim 11, characterized in that, the phase modulation read-only memory comprises: a look-up table, the look-up table is provided with a control word for determining the Factor for the phase offset. 18.根据权利要求11所述的基于相位调制的EMI减少方法,其特征在于,所述相位调制只读存储器包括:具有各个元件由只读存储器的地址选择的行和列的只读存储器架构。18. The method for reducing EMI based on phase modulation according to claim 11, wherein the phase modulation ROM comprises: a ROM architecture having rows and columns where each element is selected by an address of the ROM. 19.根据权利要求17或18所述的基于相位调制的EMI减少方法,其特征在于,所述系数改变的速率通过计数器来改变,所述计数器将地址提供给所述相位调制只读存储器,所述调制信号的调制速率由下式得出:19. The EMI reduction method based on phase modulation according to claim 17 or 18, wherein the rate at which the coefficient changes is changed by a counter, and the counter provides an address to the phase modulation ROM, so The modulation rate of the modulated signal is given by: Fm=Fin/(D×N)Fm=Fin/(D×N) 其中,Fm为调制速率,Fin为输入频率,D为输入除数,N为ROM计数器最大计数值,并且假定ROM计数器顺序地从1计数到N。Among them, Fm is the modulation rate, Fin is the input frequency, D is the input divisor, N is the maximum count value of the ROM counter, and it is assumed that the ROM counter counts from 1 to N sequentially. 20.根据权利要求12所述的基于相位调制的EMI减少方法,其特征在于,所述调制比的计算方式为:调制比β=Δf/Fm,其中,Δf为在输入频率Fin上形成的总频率偏差,Fm为调制频率;所述调制比最大值为2。20. The method for reducing EMI based on phase modulation according to claim 12, wherein the calculation method of the modulation ratio is: modulation ratio β=Δf/Fm, wherein Δf is the total formed on the input frequency Fin Frequency deviation, Fm is the modulation frequency; the maximum value of the modulation ratio is 2.
CN201810134921.5A 2018-02-09 2018-02-09 EMI reduction device and method based on phase modulation Pending CN108233924A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201810134921.5A CN108233924A (en) 2018-02-09 2018-02-09 EMI reduction device and method based on phase modulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201810134921.5A CN108233924A (en) 2018-02-09 2018-02-09 EMI reduction device and method based on phase modulation

Publications (1)

Publication Number Publication Date
CN108233924A true CN108233924A (en) 2018-06-29

Family

ID=62661417

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201810134921.5A Pending CN108233924A (en) 2018-02-09 2018-02-09 EMI reduction device and method based on phase modulation

Country Status (1)

Country Link
CN (1) CN108233924A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111897393A (en) * 2020-07-31 2020-11-06 卡莱特(深圳)云科技有限公司 Method and device for reducing electromagnetic compatibility of LED control system and electronic equipment

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0624954A1 (en) * 1993-05-12 1994-11-17 Alcatel Telspace Arrangement for reducing the spurious spectral lines contained in a digital frequency synthesizer output signal
US20030177409A1 (en) * 2001-11-27 2003-09-18 Sun Microsystems, Inc. Self-timed pipeline for tunable delays
US20080157881A1 (en) * 2006-12-27 2008-07-03 Paul Wilkinson Dent Digitally Controlled Analog Frequency Synthesizer
CN103580682A (en) * 2012-07-27 2014-02-12 达斯特网络公司 Phase noise tolerant sampling
US20160043860A1 (en) * 2014-08-11 2016-02-11 Novatek Microelectronics Corp. Clock and data recovery apparatus
CN107425861A (en) * 2017-04-28 2017-12-01 北京理工大学 A kind of arbitrary bit rate digital modulation signals generation method based on SDR

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0624954A1 (en) * 1993-05-12 1994-11-17 Alcatel Telspace Arrangement for reducing the spurious spectral lines contained in a digital frequency synthesizer output signal
US20030177409A1 (en) * 2001-11-27 2003-09-18 Sun Microsystems, Inc. Self-timed pipeline for tunable delays
US20080157881A1 (en) * 2006-12-27 2008-07-03 Paul Wilkinson Dent Digitally Controlled Analog Frequency Synthesizer
CN103580682A (en) * 2012-07-27 2014-02-12 达斯特网络公司 Phase noise tolerant sampling
US20160043860A1 (en) * 2014-08-11 2016-02-11 Novatek Microelectronics Corp. Clock and data recovery apparatus
CN107425861A (en) * 2017-04-28 2017-12-01 北京理工大学 A kind of arbitrary bit rate digital modulation signals generation method based on SDR

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111897393A (en) * 2020-07-31 2020-11-06 卡莱特(深圳)云科技有限公司 Method and device for reducing electromagnetic compatibility of LED control system and electronic equipment

Similar Documents

Publication Publication Date Title
TWI835957B (en) Power converter, frequency controller, and method for controlling constant on-time
US9807863B1 (en) Switching amplifier
US8433018B2 (en) Methods and apparatus for frequency synthesis with feedback interpolation
US9431894B2 (en) Inductance variation based compensation in boost converter
CN101034885B (en) Method and system for generating clock signal with low electromagnetic interference
JP6360386B2 (en) Spread spectrum clock generation circuit
US6198317B1 (en) Frequency multiplication circuit
US8320428B1 (en) Spread spectrum clock generator with controlled delay elements
JP2007053770A (en) Semiconductor device with reduced jitters, spread spectrum clock generator and method for outputting signal
CN111446959B (en) Frequency doubling device and method
US20040001600A1 (en) Phase locked loop circuit for reducing electromagnetic interference and contorl method thereof
US10148312B2 (en) Circuit and method to reduce fundamental and modulation spurs with spread spectrum
JP4390646B2 (en) Spread spectrum clock generator and modulation method thereof
JP2015149694A (en) Oscillation circuit and frequency synthesizer
CN108233924A (en) EMI reduction device and method based on phase modulation
US20140015577A1 (en) Phase locked loop circuit with reduced jitter
US9900145B2 (en) Clock generator and method for reducing electromagnetic interference from digital systems
US7443905B1 (en) Apparatus and method for spread spectrum clock generator with accumulator
JP2009111997A (en) Semiconductor integrated circuit
CN102377413B (en) Spread Spectrum Clock System and Its Spread Spectrum Clock Generator
US8106687B2 (en) Spread spectrum clock system and spread spectrum clock generator
TWI635380B (en) Phase compensation method for power factor correction circuit
JP6866729B2 (en) Phase adjustment circuit, inverter circuit and power supply device
JP2008021194A (en) Clock modulation circuit
US20060255868A1 (en) Controllable phase locked loop via adjustable delay and method for producing an output oscillation for use therewith

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right

Effective date of registration: 20190419

Address after: No. 1-38-1, No. 491 Mingzhou West Road, Xinwan Street, Beilun District, Ningbo City, Zhejiang Province

Applicant after: Ningbo Longying Semiconductor Co., Ltd.

Address before: Room 1109, 11th floor, East American Center, 43-59 Queen's Avenue East, Wanchai, Hong Kong, China

Applicant before: Dragon camp semiconductor Limited by Share Ltd

TA01 Transfer of patent application right
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20180629

WD01 Invention patent application deemed withdrawn after publication