CN108205306A - Method and apparatus for calibrating a controller - Google Patents
Method and apparatus for calibrating a controller Download PDFInfo
- Publication number
- CN108205306A CN108205306A CN201711351904.9A CN201711351904A CN108205306A CN 108205306 A CN108205306 A CN 108205306A CN 201711351904 A CN201711351904 A CN 201711351904A CN 108205306 A CN108205306 A CN 108205306A
- Authority
- CN
- China
- Prior art keywords
- storage
- storage unit
- interface
- controller
- access module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 19
- 238000004590 computer program Methods 0.000 claims description 4
- 238000005259 measurement Methods 0.000 claims description 2
- 230000008569 process Effects 0.000 claims description 2
- 238000000151 deposition Methods 0.000 claims 1
- 230000015654 memory Effects 0.000 abstract description 24
- 238000011161 development Methods 0.000 description 4
- 230000018109 developmental process Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 238000013500 data storage Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000001276 controlling effect Effects 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000008520 organization Effects 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000004364 calculation method Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 239000000446 fuel Substances 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000009711 regulatory function Effects 0.000 description 1
- 230000008672 reprogramming Effects 0.000 description 1
- 239000002689 soil Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0426—Programming the control sequence
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B23/00—Testing or monitoring of control systems or parts thereof
- G05B23/02—Electric testing or monitoring
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/004—Reading or sensing circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
- G11C13/0004—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising amorphous/crystalline phase transition cells
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention relates to a method (10) for calibrating a controller having a first memory unit, a second memory unit and an interface, wherein the first memory unit and the second memory unit have a common memory address, characterized by the following features: -writing a first value to the first memory location and a second value deviating from the first value to the second memory location in a configuration operation (11), -optionally switching the controller between a first access mode and a second access mode via the interface in a calibration operation (12), wherein in the first access mode the first memory location is accessible at the memory address and in the second access mode the second memory location is accessible at the memory address and-in an application operation (13) the first memory location and the second memory location are regularly occupied by a common value.
Description
Technical field
The present invention relates to a kind of methods for being calibrated to controller.In addition, the present invention relates to a kind of corresponding dresses
It puts, a kind of corresponding computer program and a kind of corresponding storage medium.
Background technology
For the controller of vehicle electric（SG）Software parametrization（Parametrierung）According to the prior art with
In the following manner carries out, and the mode allows the characteristic for making control function, regulatory function and diagnostic function（Verhalten）Easily
With the system variant scheme or auto model of big figure（Fahrzeugmodell）Match, without changing calculation procedure.
In this matched range, by means of suitable tool（tools）To adjust the characteristic value of different function algorithms.It is produced
Vehicle feature（Fahrzeugverhalten）Pass through so-called application（Applikation）Quality（Güte）Come together really
Fixed, the application is it is confirmed that for development procedure important, for novel motor.
Other than the logic analyzer being only also rarely employed, in microcontroller modern, with integrated memory
So-called test adapter is such as used in device thus（Testadapter）（In-circuit emulator, ICE）.At this
It is series operation in development phase（Serienbetrieb）And the microcontroller set（μC）Mostly by order to ICE or its
Its insertion-calibration-interface（Such as XCP）The version for being used together and changing is replaced.Series model such, with basis
The simulator being mutually compatible with as far as possible（emulation devices）According to the prior art even to modern multinuclear-single-chip
System（System on a chip, SoC）For can use, and usually in addition to complicated filtering-logic circuit and triggering-logic
Additional emulation memory is further included except circuit and possible tracking-interface.This is up to the imitative of several Mbytes of large size
True memory can in order to calibration purpose and primary flash memories with the microcontroller（Flashspeicher）It is folded
Add（überlagern）, but improve the single-piece cost of corresponding device and kept in the application operation of the controller
Not used state.
DE3018275C2 discloses a kind of device, the device be used for be used for the data of the controller by programming-and/
Or program optimizes, in particular for controlling igniting, fuel injection or the shift of transmission process in motor vehicle,
Described device：Tool is there are two the program-and data storage for possessing the content that can change, to described two programs-and data
Memory is loaded with the program and data of the controller；And the control of reprogramming or data is arranged for there are one having
Unit processed（Kontrolleinheit）, which is optionally in connection with one of described program-and data storage
In；And converter there are one having, the process the programs, controller for being handled program can be by described turn
Parallel operation and program-and data in described two programs-and data storage, be not in described control unit among connection
Memory is connected.
Invention content
The present invention is provided according to described in independent claims, a kind of method, one kind for being calibrated to controller
Corresponding device, a kind of corresponding computer program and a kind of corresponding storage medium.
It is non-volatile（nichtflüchtig）Memory technology, such as so-called phase transition storage（phase-change
Memory, PCM）In order to carry out long term data protection and using redundancy, storage unit for describing numerical value.If it can divide
It turns up the soil and write and read is carried out to the storage unit of these redundancies, then this can be realized as the following use by the present invention.
In this regard, the auspicious Sas of 40nm now（Renesas companies）Field is emulated with the EEProm of IFX processors
（Emulationsbereiche）It is an example.0/1 information is assigned in 2 storage units herein-such as 0 logic is institute
State the first storage location 0 and the second storage location 1- first storage location 1 and the second storage position for 1 logic
It sets to 0.Thus read margin is improved（Read Margin）And the data are kept for the longer time or being capable of structures by the unit
Make to obtain smaller.Another advantage is that improved stability is obtained in terms of physical effect, and the physical effect only influences described
1 state of logic only influences the logical zero state-thus also the improve read margin.
In the development phase of controller, initially set numerical value is write to one of storage unit of these redundancies, and is given
Another storage unit writes numerical value devious.If this processing mode is expanded to entire data item, seemingly form
Second storage side, the second storage side can analogously be used with the emulation memory of traditional ICE：Logical
Interface is crossed in the case of controlling, can be converted between the side.
Other than the calibration, the use of the described second storage side will can also be given（übertragen）To
Internal rapid prototyping（Rapid Prototyping）（Bypass）In the range of program code component part on.Herein
New there is into software section to be tested（Bypass softwares）It writes in the second storage side.Compared with the calibration, it is not
Entire storage side by interface in the case where being controlled（Pass through hardware mechanism or software mechanism）It converts, but only exists
It converts, is begun at the position to appear at following positions（umgehend）Program code.New having is to be tested
Software component（Bypass softwares）It is used to perform program flow using the address space of the described second storage side.
The second storage side can extend in entire storage region, can also be divided into multiple portions herein,
In each part in these parts can dividually be converted with other parts in the case where being controlled by interface.By
This can also represent independently of one another can more than only another calibration data item and also connect simultaneously to multiple simultaneously
And the software section of cut-out is tested.
The advantages of this solution, is to be embedded into（eingebettet）System in unconstrained in-circuit emulation
（In-Circuit-Emulation）, in the case of the individual development equipment of no use or series connection resource.It is described to press this
The scheme of invention does not cause the extra charge for series operation herein, because the storage information of the redundancy is used for there
Carry out data protection or concatenation function, such as the OTA- upgradings of flash memories；Expensive emulation memory can be cancelled.
By measure cited in the dependent claims, can realize illustrated basic in the independent claim
The advantageous expansion scheme and improvement project of design.
Description of the drawings
The embodiment of the present invention is shown in the drawings and is explained further below in the following description.In attached drawing：
Fig. 1 shows the flow chart of the method according to the first embodiment.
Fig. 2 schematically shows the controllers according to second of embodiment.
Specific embodiment
Fig. 1 shows the controller by means of vehicle electric come the flow on the basis of calibration carrying out, by the present invention.It deposits
Reservoir is divided into the storage sides of two logics for the purpose of embodiments below, and the storage sides of described two logics can be
Physically such as pass through redundancy（redundant）The phase transition storage of design（Phasenwechselspeicher）Two
Cell array（cell arrays）To realize.
It is deposited as the first storage unit included by the described first storage side and as second included by the described second storage side
Storage unit shares a common storage address and so configured herein so that it is in application operation（13）In store one always
A consistent numerical value, for protecting（absichern）The controller, to prevent the single word of one of described two storage sides
Save mistake（Einzelbitfehler）.And in the operational mode for pressing the present invention at two kinds, then with devious（abweichend）
Mode utilizes storage organization（Speicherarchitektur）, storage organization can also be realized identical in the range of exploitation
Controller use：For this purpose, it is run in configuration（11）In first to the first data item and being given on the described first storage sidelights on
Second data item on the second storage sidelights on, wherein the corresponding numerical value for the storage unit mutually attached troops to a unit can absolutely have each other
Deviation.This such as can be according in the general measurement-known to speciality circles and calibration protocol（universal
Measurement and calibration protocol, XCP）Come carry out.
In back to back correcting travel（12）In, the controller then can be optionally in the first access module
（Zugriffsmodus）It is converted between the second access module, accesses described first always in first access module and deposit
Side is stored up, accesses the second storage side always in second access module.In this correcting travel, can not only it read
Mode and also can be accessed in a manner of writing it is described second storage side.Such as run in configuration（11）In the same, preferred standard
The interface of change, such as the XCP sold by ETAS Co., Ltds（Or similar products）, ETK be used for this.
Claims (8)
1. for the method to having the controller of the first storage unit, the second storage unit and interface to be calibrated（10）,
Described in the first storage unit and second storage unit there is common storage address,
It is characterized in that following characteristics：
It is run in configuration（11）In write the first numerical value to first storage unit and write to second storage unit
With the first numerical value second value devious,
In correcting travel（12）In institute optionally converted between the first access module and the second access module by the interface
Controller is stated, wherein first storage unit can be accessed under the storage address in first access module, and
And second storage unit can be accessed under same storage address in second access module, wherein to entirely depositing
For reservoir the access module can be used as a part selecting and
In application operation（13）Described in the first storage unit and second storage unit form a common logical number
Value.
2. method as described in claim 1（10）,
It is characterized in that following characteristics：
The controller includes the first storage side and the second storage side, and the first storage side includes first storage unit,
The second storage side includes second storage unit,
In the configuration operation（11）In to described first storage sidelights on the first data item and to described second storage sidelights on
Upper second data item and
In the correcting travel（12）In the controller optionally so converted by the interface, so as to described first
The first storage side is able to access that in access module and second storage is able to access that in second access module
Side.
3. method as described in claim 1 or 2（10）,
It is characterized in that following characteristics：
Write-in for the storage unit is carried out by common calibration interface or programming interface.
4. as the method described in any data item in Claim 1-3（10）,
It is characterized in that following characteristics：
The interface is interface, especially emulator detecting head common, used in calibration.
5. as the method described in any data item in claim 1 to 4（10）,
It is characterized in that at least one feature in following characteristics：
By the method（10）In measurement process, especially calibrate in or
By the method（10）During prototyping.
6. computer program, which is configured for performing the method as described in any one of claim 1 to 5
（10）.
7. machine readable storage medium stores computer program as described in claim 6 in the above.
8. especially with controller（20）Form device（20）, which is configured for performing is appointed as in claim 1 to 5
Method described in one（10）.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102016225308.5 | 2016-12-16 | ||
| DE102016225308.5A DE102016225308A1 (en) | 2016-12-16 | 2016-12-16 | Method and device for calibrating a control unit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108205306A true CN108205306A (en) | 2018-06-26 |
| CN108205306B CN108205306B (en) | 2023-05-05 |
Family
ID=62251602
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711351904.9A Active CN108205306B (en) | 2016-12-16 | 2017-12-15 | Method and apparatus for calibrating a controller |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN108205306B (en) |
| DE (1) | DE102016225308A1 (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020140354A1 (en) * | 2019-01-03 | 2020-07-09 | 广西玉柴机器股份有限公司 | Full address calibration method and system supporting ultra-large calibration data volume |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1993681A (en) * | 2004-07-27 | 2007-07-04 | 西门子公司 | Method and device for securing consistent memory contents in redundant memory units |
| US20100322024A1 (en) * | 2008-03-19 | 2010-12-23 | Fujitsu Semiconductor Limited | Semiconductor memory, system, operating method of semiconductor memory, and manufacturing method of semiconductor memory |
| CN102124527A (en) * | 2008-05-16 | 2011-07-13 | 弗森-艾奥公司 | Apparatus, system, and method for detecting and replacing failed data storage |
| CN102971714A (en) * | 2010-07-13 | 2013-03-13 | 罗伯特·博世有限公司 | Method for monitoring a data memory |
| CN103258568A (en) * | 2006-12-22 | 2013-08-21 | 富士通半导体股份有限公司 | Memory device, memory controller and memory system |
| CN104461376A (en) * | 2013-09-24 | 2015-03-25 | 株式会社东芝 | Storage system |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE3018275A1 (en) | 1980-05-13 | 1981-11-19 | Robert Bosch Gmbh, 7000 Stuttgart | DEVICE FOR OPTIMIZING DATA AND / OR PROGRAMS FOR PROGRAMMED CONTROL UNITS |
-
2016
- 2016-12-16 DE DE102016225308.5A patent/DE102016225308A1/en active Pending
-
2017
- 2017-12-15 CN CN201711351904.9A patent/CN108205306B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1993681A (en) * | 2004-07-27 | 2007-07-04 | 西门子公司 | Method and device for securing consistent memory contents in redundant memory units |
| CN103258568A (en) * | 2006-12-22 | 2013-08-21 | 富士通半导体股份有限公司 | Memory device, memory controller and memory system |
| US20100322024A1 (en) * | 2008-03-19 | 2010-12-23 | Fujitsu Semiconductor Limited | Semiconductor memory, system, operating method of semiconductor memory, and manufacturing method of semiconductor memory |
| CN102124527A (en) * | 2008-05-16 | 2011-07-13 | 弗森-艾奥公司 | Apparatus, system, and method for detecting and replacing failed data storage |
| CN102971714A (en) * | 2010-07-13 | 2013-03-13 | 罗伯特·博世有限公司 | Method for monitoring a data memory |
| CN104461376A (en) * | 2013-09-24 | 2015-03-25 | 株式会社东芝 | Storage system |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2020140354A1 (en) * | 2019-01-03 | 2020-07-09 | 广西玉柴机器股份有限公司 | Full address calibration method and system supporting ultra-large calibration data volume |
Also Published As
| Publication number | Publication date |
|---|---|
| DE102016225308A1 (en) | 2018-06-21 |
| CN108205306B (en) | 2023-05-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8683456B2 (en) | Test partitioning for a non-volatile memory | |
| US10210948B2 (en) | Built-in self-test (BIST) circuit, memory device including the same, and method of operating the BIST circuit | |
| US7493519B2 (en) | RRAM memory error emulation | |
| US11693802B2 (en) | NAND switch | |
| US20160246712A1 (en) | Indirection data structures implemented as reconfigurable hardware | |
| US11334283B2 (en) | Method for providing application data of at least one application executable on a control unit of a vehicle, method for calibrating a control unit, control unit and evaluation unit | |
| US11507718B1 (en) | Chip verification system and verification method therefor | |
| US9640279B1 (en) | Apparatus and method for built-in test and repair of 3D-IC memory | |
| CN116302721A (en) | Chip design verification system and method and computer readable recording medium | |
| CN106951297B (en) | Method and system for producing embedded multimedia card | |
| CN115827568B (en) | Method for acquiring data of logic system design, electronic equipment and storage medium | |
| KR102689091B1 (en) | Memory module and operating method thereof | |
| US10114561B2 (en) | Memory controllers, memory systems, and methods relating to wear-leveling | |
| US9330792B2 (en) | Testing memory devices with distributed processing operations | |
| CN108205306A (en) | Method and apparatus for calibrating a controller | |
| CN117234831B (en) | Chip function test method and system based on multi-core CPU | |
| US8918685B2 (en) | Test circuit, memory system, and test method of memory system | |
| US7519862B2 (en) | Software programmable verification tool having a single built-in self-test (BIST) module for testing and debugging multiple memory modules in a device under test (DUT) | |
| CN110956998B (en) | Memory testing device and system | |
| US7124336B2 (en) | Method for the defect analysis of memory modules | |
| US6735514B2 (en) | Control device for a vehicle engine | |
| US20070171737A1 (en) | Semiconductor storage device | |
| CN114944185A (en) | Checking method, testing machine and storage medium | |
| CN110214316A (en) | Memory protocol with order priority | |
| CN104731704B (en) | The test method of NAND FLASH management softwares |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |