CN108134754B - A kind of intermediate frequency differential demodulator of gigabit continuous variable rate - Google Patents
A kind of intermediate frequency differential demodulator of gigabit continuous variable rate Download PDFInfo
- Publication number
- CN108134754B CN108134754B CN201810018014.4A CN201810018014A CN108134754B CN 108134754 B CN108134754 B CN 108134754B CN 201810018014 A CN201810018014 A CN 201810018014A CN 108134754 B CN108134754 B CN 108134754B
- Authority
- CN
- China
- Prior art keywords
- conductor
- signal
- amplifier
- intermediate frequency
- interior needle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L27/00—Modulated-carrier systems
- H04L27/18—Phase-modulated carrier systems, i.e. using phase-shift keying
- H04L27/22—Demodulator circuits; Receiver circuits
- H04L27/233—Demodulator circuits; Receiver circuits using non-coherent demodulation
- H04L27/2331—Demodulator circuits; Receiver circuits using non-coherent demodulation wherein the received signal is demodulated using one or more delayed versions of itself
Abstract
The invention discloses a kind of intermediate frequency differential demodulators of gigabit continuous variable rate, including signal input end of intermediate frequency, signal input end of intermediate frequency is respectively connected to the input terminal of the first amplifier and the second amplifier, the output end of first amplifier is connected to mixer input, the output end of second amplifier is connected to mixer input by variable time delay transmission line unit, variable time delay transmission line unit is by elongating or shortening itself length, to change the delay of signal;The output end of frequency mixer passes sequentially through filter, third amplifier is connected to fpga chip, and fpga chip is used to carry out demodulation process to signal and export to user terminal;Make signal delay continuously adjustable all the way by using the coaxial line of continuous variable-length, in addition signal delay is constant all the way, to make the consecutive variations of delay inequality, has widened the application range of the microwave link based on high-speed-differential demodulator significantly.
Description
[technical field]
The invention belongs to wireless communication technology field, in particular to a kind of intermediate frequency Difference Solution of gigabit continuous variable rate
Adjust device.
[background technique]
Microwave link is one of the means of communication of present mobile communication indispensability, is frequently used for geographical conditions complex environment.
These places usually can not construct wired connection by means such as optical fiber.5th third-generation mobile communication technical standard formulate already close to
Coda, extensive commercialization will be unfolded successively in recent years.5th third-generation mobile communication its communications band is gradually to millimeter wave
Frequency range development, the frequency range used with microwave link is wanted to approach, such as 71-76GHz and 81-86GHz frequency range.To cell number
It can be completed by single compound base station according to the link connection with backbone network, microwave link can be combined into one shared with cell base station
Entire frequency range.
Microwave link often uses high-end FPGA core when designing such system since its data rate is very high
Piece, this kind of chip interior have high speed differential data interface, baseband signal data can be directly connected to above these interfaces,
The high-speed differential interface RocketIO GTP rate for such as matching its inside of the Virtex-5 series of products of company of Sentos is 100Mb/s-
3.75Gb/s, Virtex-7 series of products rate reach as high as 28Gbps.Since its speed grade is higher than common mobile terminal
10 times or more, the modulation-demodulation technique used and common mobile terminal difference are larger.With processing data rate raising,
Cost, complexity, power consumption of circuit system etc. all sharply increase.In order to reduce circuit complexity and cost, need in many cases
It will be by the way of intermediate frequency differential ference spiral.For E frequency range microwave link communication system, intermediate frequency is wanted simultaneous here in 10GHz or so
Care for the bandwidth of baseband rate and occupancy.Such as in 4G-LTE system the common speed grade of microwave link have 1.25Gbps and
2.5Gbps, base band data rate are 1.25G baud, such as use its bit rate of difference BPSK modulation /demodulation for 1.25Gbps,
Such as modulating its bit rate using differential QPSK is 2.5Gbps.Typically directly using FPGA high-speed differential interface into
Row data processing can further cancel the modulus conversion chip of high speed high power consumption in this way, further reduce the cost.
When real system building, the system that generally requires different rates.It is such as biggish for coverage area small
Its speed grade of area is higher, at this time needs to be attached using the microwave link of 2.5Gbps rate.And for coverage area compared with
Small cell, speed grade need 100Mbps that can meet the requirements.Therefore, it is necessary to different grades of speed ranges.And it uses
Differential ference spiral need all the way signal relative in addition signal has a time delay all the way, meanwhile, this time delay is straight with baseband rate
It connects relevant.Existing product and system cannot all accomplish the continuously adjustable of baseband rate, greatly limit the relevance grade of product,
It needs to improve.
[summary of the invention]
The object of the present invention is to provide a kind of intermediate frequency differential demodulators of gigabit continuous variable rate, to solve existing skill
Baseband rate in art can not achieve continuously adjustable problem.
The invention adopts the following technical scheme: a kind of intermediate frequency differential demodulator of gigabit continuous variable rate, including in
Frequency signal input part, signal input end of intermediate frequency are respectively connected to the input terminal of the first amplifier and the second amplifier, the first amplification
The output end of device is connected to mixer input, and the output end of the second amplifier is connected to mixed by variable time delay transmission line unit
Frequency device input terminal, variable time delay transmission line unit is by elongating or shortening itself length, to change the delay of signal;Frequency mixer
Output end pass sequentially through filter, third amplifier is connected to fpga chip, fpga chip is mediated for carrying out solution to signal
It manages and exports to user terminal.
Further, variable time delay transmission line unit includes outer tube conductor, is provided with inner sleeve in outer tube conductor and leads
Body, outer tube conductor can be slided relative to inner sleeve conductor, to adjust the length of variable time delay transmission line unit;
It is coaxially arranged with interior needle conductor in inner sleeve conductor, interior needle cannula conductor is coaxially arranged in outer tube conductor, it is interior
Needle cannula conductor is set in the outside of interior needle conductor;
Between outer tube conductor and inner sleeve conductor, between interior needle conductor and interior needle cannula conductor be clearance fit.
Further, it is respectively provided between outer tube conductor and interior needle cannula conductor, between inner sleeve conductor and interior needle conductor
There is supporter;
Outer tube conductor, inner sleeve conductor, interior needle conductor, interior needle cannula conductor material be copper, the material of supporter
For polytetrafluoroethylene (PTFE).
The invention also discloses a kind of intermediate frequency differential ference spiral methods of gigabit continuous variable rate, comprising the following steps:
Step 1, by input signal SIF(t) two-way is divided to be separately input into the first amplifier and the second amplifier, wherein SIF
(t)=Asin [ω t+ θ (t)], A are signal amplitude, and ω is intermediate frequency angular frequency, and θ (t) is initial phase, and t is chronomere;
The output signal of second amplifier by variable time delay transmission line unit and is delivered to frequency mixer by step 2, and first
The output signal of amplifier is fed directly to frequency mixer, and the signal of two-way input mixer is respectively SIF2(t-τ2)=Asin [ω
(t-τ2)+θ(t-τ2)] and SIF1(t-τ1)=Asin [ω (t- τ1)+θ(t-τ1)], wherein τ1It is due to PCB layout and by the
Signal delay caused by one amplifier, τ2It is that the signal that PCB layout, the second amplifier and variable time delay transmission line unit introduce prolongs
Late;
Step 3, two paths of signals successively pass through frequency mixer mixing, filter filtering obtains baseband signal Y (t)=A2/2·
Sin (ω Δ τ+Δ θ), wherein Δ τ=| τ2-τ1|, it is the delay inequality of two paths of signals, Δ θ=θ (t)-θ (t- Δ τ) is poor
The phase difference of Coded;
Baseband signal Y (t) in step 3 is carried out limited range enlargement by third amplifier, and exports two-way height by step 4
Speed difference sub-signal;
Two paths of differential signals in step 4 is delivered to fpga chip progress demodulation process and exported to user by step 5.
Further, Δ τ=fb, fbFor baseband signalling rate.
The beneficial effects of the present invention are: the present invention makes all the way by using the coaxial line of continuous variable-length, signal delay can
It continuously adjusts, in addition signal delay is constant all the way, to make the consecutive variations of delay inequality, further, two-way time delayed signal enters
To frequency mixer completion mixing and after low pass, baseband signal is obtained;By adjusting coaxial line length, correspondingly, baseband rate
Microwave link equipment can be made to be adjusted to different baseband rates under different rates scene and be continuously adjusted, greatly with continuous variable
The application range of the microwave link based on high-speed-differential demodulator has been widened greatly.
[Detailed description of the invention]
Fig. 1 is the functional block diagram of intermediate frequency differential demodulator of the invention;
Fig. 2 is the circuit diagram of the embodiment of the present invention;
Fig. 3 is the structural schematic diagram of Variable delay transmission line in the present invention.
Wherein: 1. outer sleeve conductors;2. inner sleeve conductor;Needle conductor in 3.;Needle sleeve conductor in 4.;5. supporter.
[specific embodiment]
The following describes the present invention in detail with reference to the accompanying drawings and specific embodiments.
The invention discloses a kind of intermediate frequency differential demodulators of gigabit (G-bit) continuous variable rate, as shown in Figure 1,
Including signal input end of intermediate frequency, after intermediate-freuqncy signal enters demodulator of the invention, it is divided into two-way, is respectively connected to the first amplification
The input terminal of device AMP1 and the second amplifier AMP2, the output end of the first amplifier AMP1 are connected to mixer input, and second
The output end of amplifier AMP2 is connected to mixer input, variable time delay transmission by variable time delay transmission line unit track1
Line unit track1 is by elongating or shortening itself length, to change the delay of signal.
As shown in figure 3, variable time delay transmission line unit track1 includes outer tube conductor 1, it is provided in outer tube conductor 1
Inner sleeve conductor 2, outer tube conductor 1 can be slided relative to inner sleeve conductor 2, to adjust variable time delay transmission line unit track1
Length.It is coaxially arranged with interior needle conductor 3 in inner sleeve conductor 2, interior needle cannula conductor 4 is coaxially arranged in outer tube conductor 1,
Interior needle cannula conductor 4 is set in the outside of interior needle conductor 3.
Between outer tube conductor 1 and inner sleeve conductor 2, between interior needle conductor 3 and interior needle cannula conductor 4 be that gap is matched
It closes.Supporter 5 is provided between outer tube conductor 1 and interior needle cannula conductor 4, between inner sleeve conductor 2 and interior needle conductor 3.
Outer tube conductor 1, inner sleeve conductor 2, interior needle conductor 3, interior needle cannula conductor 4 material be copper, the material of supporter 5 is poly-
Tetrafluoroethene.
The output end of frequency mixer passes sequentially through filter Filter1, third amplifier AMP3 is connected to fpga chip, FPGA
Chip is used to carry out demodulation process to signal and export to user terminal.
The invention also discloses a kind of intermediate frequency differential ference spiral methods of gigabit continuous variable rate, use above-mentioned lucky ratio
The intermediate frequency differential demodulator of special continuous variable rate, comprising the following steps:
Step 1, by input signal SIF(t) two-way is divided to be separately input into the first amplifier AMP1 and the second amplifier AMP2,
Wherein, SIF(t)=Asin [ω t+ θ (t)], A are signal amplitude, and ω is intermediate frequency angular frequency, and θ (t) is initial phase, and t is the time
Unit.
The output signal of second amplifier AMP2 by variable time delay transmission line unit track1 and is delivered to by step 2
The output signal of frequency mixer, the first amplifier AMP1 is fed directly to frequency mixer.
The signal of two-way input mixer is respectively SIF2(t-τ2)=Asin [ω (t- τ2)+θ(t-τ2)] and SIF1(t-τ1)
=Asin [ω (t- τ1)+θ(t-τ1)], wherein τ1It is to prolong as PCB layout and by signal caused by the first amplifier AMP1
Late, τ2It is the signal delay that PCB layout, the second amplifier AMP2 and variable time delay transmission line unit track1 are introduced.
Step 3, two paths of signals successively pass through frequency mixer mixing, filter filtering obtains baseband signal Y (t)=A2/2·
Sin (ω Δ τ+Δ θ), wherein Δ τ=| τ2-τ1|, it is the delay inequality of two paths of signals, Δ θ=θ (t)-θ (t- Δ τ) is poor
The phase difference of Coded.
When needing different rates, when such as any transmission rate between 100Mbps-1.25Gbps, pass through tune
The value of Δ τ can be adjusted in the length of whole transmission line, and Δ τ is the delay inequality of two paths of signals, contains the time delay of transmission line, circuit board
The time delay of wiring, and delay inequality is adjustable.Meet Δ τ, Δ τ=fb, fbFor baseband signalling rate, i.e., just accorded with for adjacent base band
Number interval, output signal-to-noise ratio is maximum at this time, detection efficiency highest.
Baseband signal Y (t) in step 3 is carried out limited range enlargement by third amplifier, and exports two-way height by step 4
Speed difference sub-signal.
Two paths of differential signals in step 4 is delivered to fpga chip progress demodulation process and exported to user by step 5.
As shown in Fig. 2, being the physical circuit figure of the present embodiment, the frequency range of intermediate frequency is taken as 3-6GHz, wherein during IN is
Frequency signal input port, OUT+, OUT- are respectively differential signal output interface.Incoming signal level is greater than -35dBm;AMP1,
AMP2 model HMC7891, the module provide the gain of 43dB, and Maximum Output Level P1dB is 10dBm, meet mixer drive
It is required that supply voltage is+8V, AMP3 model MAX3272A, single-ended power+3.3V, L1, L2, C1, C2, C3 constitute low
Bandpass filter.
Single-ended signal is transformed to differential signal by the device, and differential signal can enter directly into FPGA processing;FPGA is adopted
With Virtex5 chip XC5VLX30T, the configurable adjustment of high-speed differential interface rate.
Claims (5)
1. a kind of intermediate frequency differential demodulator of gigabit continuous variable rate, which is characterized in that including signal input end of intermediate frequency, institute
State the input terminal that signal input end of intermediate frequency is respectively connected to the first amplifier and the second amplifier, the output of first amplifier
End is connected to mixer input, and the output end of second amplifier is connected to described mixed by variable time delay transmission line unit
Frequency device input terminal, the variable time delay transmission line unit is by elongating or shortening itself length, to change the delay of signal;Institute
The output end for stating frequency mixer passes sequentially through filter, third amplifier is connected to fpga chip, and the fpga chip is used for letter
It number carries out demodulation process and exports to user terminal.
2. a kind of intermediate frequency differential demodulator of gigabit continuous variable rate as described in claim 1, which is characterized in that described
Variable time delay transmission line unit includes outer tube conductor (1), is provided with inner sleeve conductor (2), institute in the outer tube conductor (1)
Stating outer tube conductor (1) can slide relative to inner sleeve conductor (2), to adjust the length of variable time delay transmission line unit;
It is coaxially arranged with interior needle conductor (3) in the inner sleeve conductor (2), is coaxially arranged in the outer tube conductor (1) interior
Needle cannula conductor (4), the interior needle cannula conductor (4) are set in the outside of interior needle conductor (3);
It is between the outer tube conductor (1) and inner sleeve conductor (2), between interior needle conductor (3) and interior needle cannula conductor (4)
Clearance fit.
3. a kind of intermediate frequency differential demodulator of gigabit continuous variable rate as claimed in claim 2, which is characterized in that described
Support is provided between outer tube conductor (1) and interior needle cannula conductor (4), between inner sleeve conductor (2) and interior needle conductor (3)
Body (5);
The outer tube conductor (1), inner sleeve conductor (2), interior needle conductor (3), interior needle cannula conductor (4) material be copper,
The material of the supporter (5) is polytetrafluoroethylene (PTFE).
4. a kind of demodulation side of the intermediate frequency differential demodulator of gigabit continuous variable rate a method according to any one of claims 1-3
Method, which comprises the following steps:
Step 1, by input signal SIF(t) two-way is divided to be separately input into the first amplifier and the second amplifier, wherein SIF(t)=
Asin [ω t+ θ (t)], A are signal amplitude, and ω is intermediate frequency angular frequency, and θ (t) is initial phase, and t is chronomere;
The output signal of second amplifier by variable time delay transmission line unit and is delivered to frequency mixer by step 2, the first amplification
The output signal of device is fed directly to frequency mixer, and the signal of two-way input mixer is respectively SIF2(t-τ2)=Asin [ω (t-
τ2)+θ(t-τ2)] and SIF1(t-τ1)=Asin [ω (t- τ1)+θ(t-τ1)], wherein τ1It is due to PCB layout and by first
Signal delay caused by amplifier, τ2It is that the signal that PCB layout, the second amplifier and variable time delay transmission line unit introduce prolongs
Late;
Step 3, two paths of signals successively pass through frequency mixer mixing, filter filtering obtains baseband signal Y (t)=A2/2·sin
(ω Δ τ+Δ θ), wherein Δ τ=| τ2-τ1|, it is the delay inequality of two paths of signals, Δ θ=θ (t)-θ (t- Δ τ) compiles for difference
The phase difference of code;
Baseband signal Y (t) in step 3 is carried out limited range enlargement by third amplifier, and exports the high speed difference of two-way by step 4
Sub-signal;
Two paths of differential signals in step 4 is delivered to fpga chip progress demodulation process and exported to user by step 5.
5. a kind of intermediate frequency differential ference spiral method of gigabit continuous variable rate as claimed in claim 4, which is characterized in that institute
State Δ τ=fb, fbFor baseband signalling rate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810018014.4A CN108134754B (en) | 2018-01-09 | 2018-01-09 | A kind of intermediate frequency differential demodulator of gigabit continuous variable rate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201810018014.4A CN108134754B (en) | 2018-01-09 | 2018-01-09 | A kind of intermediate frequency differential demodulator of gigabit continuous variable rate |
Publications (2)
Publication Number | Publication Date |
---|---|
CN108134754A CN108134754A (en) | 2018-06-08 |
CN108134754B true CN108134754B (en) | 2019-02-01 |
Family
ID=62400442
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201810018014.4A Expired - Fee Related CN108134754B (en) | 2018-01-09 | 2018-01-09 | A kind of intermediate frequency differential demodulator of gigabit continuous variable rate |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN108134754B (en) |
Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3613019A (en) * | 1969-04-08 | 1971-10-12 | Kokusai Denshin Denwa Co Ltd | Burst-signal-demodulating circuit arrangement |
US4366547A (en) * | 1980-09-18 | 1982-12-28 | Codex Corporation | Digital filter with scaled tap coefficients |
EP0167157A2 (en) * | 1984-07-05 | 1986-01-08 | Hewlett-Packard Company | Delay circuit |
JPS6190555A (en) * | 1984-10-11 | 1986-05-08 | Omron Tateisi Electronics Co | Demodulation circuit of dpsk modulation wave |
CN1129501A (en) * | 1994-06-10 | 1996-08-21 | Ntt移动通信网株式会社 | Receiver |
CN1154017A (en) * | 1995-08-31 | 1997-07-09 | 三菱电机株式会社 | Digital radiocommunication receiver |
CN1798121A (en) * | 2004-12-22 | 2006-07-05 | 阿尔卡特公司 | Dpsk demodulator and demodulating method |
CN101141018A (en) * | 2007-10-30 | 2008-03-12 | 南京恒电电子有限公司 | Microwave controllable multiple wavelengths delay-line phase moving method and phase shifter |
CN201130945Y (en) * | 2007-12-17 | 2008-10-08 | 南京吸铁石科技有限公司 | Apparatus capable of modulating and demodulating with variable speed |
CN101432998A (en) * | 2006-04-26 | 2009-05-13 | 明特拉公司 | Partial DPSK (PDPSK) transmission systems |
CN101558587A (en) * | 2006-12-13 | 2009-10-14 | 日本电气株式会社 | Light reception device and light reception method |
CN201341120Y (en) * | 2008-11-04 | 2009-11-04 | 东莞理工学院 | Controllable delay line |
CN101958864A (en) * | 2010-09-21 | 2011-01-26 | 武汉光迅科技股份有限公司 | Multi-speed difference quadrature phase shift keying demodulator and control method thereof |
CN102273066A (en) * | 2008-12-09 | 2011-12-07 | 高通股份有限公司 | Digital phase-locked loop with two-point modulation and adaptive delay matching |
CN102349262A (en) * | 2009-03-11 | 2012-02-08 | 高通股份有限公司 | Wideband phase modulator |
CN104980387A (en) * | 2014-04-10 | 2015-10-14 | 三菱电机株式会社 | Differential demodulator and differential demodulation method |
CN105306397A (en) * | 2015-11-13 | 2016-02-03 | 成都天奥信息科技有限公司 | DQPSK intermediate frequency differential demodulation method |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH09321736A (en) * | 1996-05-27 | 1997-12-12 | Sony Corp | Receiving method and receiver |
JP4170298B2 (en) * | 2005-01-31 | 2008-10-22 | 富士通株式会社 | Optical receiver and optical reception method corresponding to differential four-phase shift keying |
CN1835488B (en) * | 2005-03-14 | 2010-10-13 | 华为技术有限公司 | Baseband demodulation preprocessing system |
CN100586115C (en) * | 2005-06-29 | 2010-01-27 | 西安电子科技大学 | Modulation and demodulation method for continuous phase signals |
DE602006016814D1 (en) * | 2006-10-13 | 2010-10-21 | Alcatel Lucent | Method and apparatus for improving the spectral efficiency of a DPSK modulation format |
CN101094010A (en) * | 2007-05-31 | 2007-12-26 | 中国移动通信集团广东有限公司 | A receiver |
CN201550137U (en) * | 2009-11-06 | 2010-08-11 | 福州高意通讯有限公司 | Optical differential phase shift keying demodulation device |
CN103023843B (en) * | 2012-12-18 | 2016-01-20 | 江苏指南针导航通信技术有限公司 | A kind of modulation circuit and communication equipment |
-
2018
- 2018-01-09 CN CN201810018014.4A patent/CN108134754B/en not_active Expired - Fee Related
Patent Citations (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3613019A (en) * | 1969-04-08 | 1971-10-12 | Kokusai Denshin Denwa Co Ltd | Burst-signal-demodulating circuit arrangement |
US4366547A (en) * | 1980-09-18 | 1982-12-28 | Codex Corporation | Digital filter with scaled tap coefficients |
EP0167157A2 (en) * | 1984-07-05 | 1986-01-08 | Hewlett-Packard Company | Delay circuit |
JPS6190555A (en) * | 1984-10-11 | 1986-05-08 | Omron Tateisi Electronics Co | Demodulation circuit of dpsk modulation wave |
CN1129501A (en) * | 1994-06-10 | 1996-08-21 | Ntt移动通信网株式会社 | Receiver |
CN1154017A (en) * | 1995-08-31 | 1997-07-09 | 三菱电机株式会社 | Digital radiocommunication receiver |
CN1798121A (en) * | 2004-12-22 | 2006-07-05 | 阿尔卡特公司 | Dpsk demodulator and demodulating method |
CN101432998A (en) * | 2006-04-26 | 2009-05-13 | 明特拉公司 | Partial DPSK (PDPSK) transmission systems |
CN101558587A (en) * | 2006-12-13 | 2009-10-14 | 日本电气株式会社 | Light reception device and light reception method |
CN101141018A (en) * | 2007-10-30 | 2008-03-12 | 南京恒电电子有限公司 | Microwave controllable multiple wavelengths delay-line phase moving method and phase shifter |
CN201130945Y (en) * | 2007-12-17 | 2008-10-08 | 南京吸铁石科技有限公司 | Apparatus capable of modulating and demodulating with variable speed |
CN201341120Y (en) * | 2008-11-04 | 2009-11-04 | 东莞理工学院 | Controllable delay line |
CN102273066A (en) * | 2008-12-09 | 2011-12-07 | 高通股份有限公司 | Digital phase-locked loop with two-point modulation and adaptive delay matching |
CN102349262A (en) * | 2009-03-11 | 2012-02-08 | 高通股份有限公司 | Wideband phase modulator |
CN101958864A (en) * | 2010-09-21 | 2011-01-26 | 武汉光迅科技股份有限公司 | Multi-speed difference quadrature phase shift keying demodulator and control method thereof |
CN104980387A (en) * | 2014-04-10 | 2015-10-14 | 三菱电机株式会社 | Differential demodulator and differential demodulation method |
CN105306397A (en) * | 2015-11-13 | 2016-02-03 | 成都天奥信息科技有限公司 | DQPSK intermediate frequency differential demodulation method |
Non-Patent Citations (2)
Title |
---|
专用集成电路与中频差分解调实现扩频通信;强刚 等;《西安电子科技大学学报(自然科学版)》;20000630;第27卷(第3期);第1-2节 * |
突发扩频通信中的中频差分解调器及其性能;刘乃安 等;《通信技术》;19991231(第4期);第1-3节 * |
Also Published As
Publication number | Publication date |
---|---|
CN108134754A (en) | 2018-06-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101453799B (en) | Multi-carrier digital frequency-selection radio frequency pulling system and signal processing method thereof | |
CN103379674B (en) | A kind of multimode numeral DAS system supporting multiple source to access | |
CN1483268A (en) | Quadrature oscillator with feedback phase mismatch correction | |
CN101521893B (en) | Wideband digital frequency selecting and radiating pulling system and signal processing method thereof | |
CN108594013A (en) | A kind of broadband instantaneous frequency measurement system directly adopted based on radio frequency | |
CN105406925B (en) | Multi-frequency-band digital optical fiber distributed type antenna system | |
Kuang et al. | A fully integrated 60-GHz 5-Gb/s QPSK transceiver with T/R switch in 65-nm CMOS | |
CN201127027Y (en) | Multiple-carrier digital frequency-selecting radio frequency extension system | |
CN107819490A (en) | A kind of pulse ultra-broad band Terahertz receives and dispatches framework | |
CN108134754B (en) | A kind of intermediate frequency differential demodulator of gigabit continuous variable rate | |
CN107135007A (en) | A kind of zero intermediate frequency reciver system and its method of reseptance based on software radio | |
CN101437006B (en) | Modem apparatus compatible with multiple systems | |
Glisic et al. | Fully integrated 60 GHz transceiver in SiGe BiCMOS, RF modules, and 3.6 Gbit/s OFDM data transmission | |
CN210111991U (en) | Zero intermediate frequency radio frequency receiving and transmitting system | |
CN104639474A (en) | Ultra-wideband analog base band processing unit for millimeter-wave communication system | |
CN216290937U (en) | TDD's Cat.1bis circuit and circuit module | |
CN113691278B (en) | Time division mode multi-frequency band transceiver and multi-frequency band signal transmitting and receiving method | |
US9793938B2 (en) | Intermediate-frequency analogue-to-digital conversion device | |
CN102332951A (en) | 4G (fourth generation) radio on fiber-oriented CMOS (complementary metal oxide semiconductor) photoelectric receptor front-end circuit | |
CN202168087U (en) | Analog optical fiber repeater system in support of structure of daisy chain network | |
CN211606535U (en) | Optical fiber transmission system | |
CN109245794B (en) | Dual-channel wireless broadband transmission equipment | |
CN203632876U (en) | Mobile communication coverage system supporting fixed network data communication | |
CN201623710U (en) | Digital fiber zooming system with both GSM and WCDMA | |
CN216485668U (en) | PAM 4-based Bias T circuit of single-wavelength 100G optical module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190201 Termination date: 20200109 |