CN108023585B - Digital-analog hybrid circuit, SoC chip and analog circuit trimming method - Google Patents
Digital-analog hybrid circuit, SoC chip and analog circuit trimming method Download PDFInfo
- Publication number
- CN108023585B CN108023585B CN201610956856.5A CN201610956856A CN108023585B CN 108023585 B CN108023585 B CN 108023585B CN 201610956856 A CN201610956856 A CN 201610956856A CN 108023585 B CN108023585 B CN 108023585B
- Authority
- CN
- China
- Prior art keywords
- trimming
- circuit
- register
- information
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Storage Device Security (AREA)
Abstract
The invention relates to a digital-analog hybrid circuit, an SoC chip and an analog circuit trimming method, wherein the digital-analog hybrid circuit comprises the following steps: an analog circuit for processing an analog signal; the trimming circuit is connected with the analog circuit and used for trimming circuit parameters of the analog circuit according to trimming information; a memory for storing trimming information; the digital circuit, connect trimming circuit and memory, it includes: the register is used for storing the trimming information read from the memory by the digital circuit so that the trimming information can be read by the trimming circuit to execute trimming, the tail part of the trimming information contains specific information, and the digital circuit locks the register after writing the specific information into the register so that the trimming information in the register cannot be modified; by adopting the technical scheme of the invention, the correct trimming result is properly protected and cannot be corrected by misoperation; and when the trimming logic is verified, the register can be directly operated without verifying the trimming logic unit from the memory, so that the trimming verification is greatly facilitated.
Description
Technical Field
The invention relates to the technical field of integrated circuit design, in particular to a digital-analog hybrid circuit, an SoC chip and an analog circuit trimming method.
Background
And the OTP (one time program) unit or Flash is used for storing the simulation trimming information, after the chip is powered on, the digital circuit reads the trimming information in the OTP or Flash and transmits the logic information of the trimming unit to the analog circuit, and the analog circuit adjusts the parameters of the analog circuit according to the trimming control logic.
This results in the need to rewrite each trimming logic in the OTP to verify that the trimming information is correct. The complexity of trimming information verification is increased, especially when the number of analog trimming bits is large.
If the digital circuit is designed to have the function of the trimming circuit still open after trimming is finished, the trimming circuit may be misoperated during software operation, so that the correct trimming result is changed.
Disclosure of Invention
In view of the above-mentioned shortcomings of the prior art, an object of the present invention is to provide a digital-analog hybrid circuit, an SoC chip, and an analog circuit trimming method, which lock trimming information in a register through a hardware design, thereby solving the problems in the prior art.
To achieve the above and other related objects, the present invention provides a digital-analog hybrid circuit, comprising: an analog circuit for processing an analog signal; the trimming circuit is connected with the analog circuit and used for trimming the circuit parameters of the analog circuit according to trimming information; a memory storing the trimming information; the digital circuit, connect trimming circuit and memory, it includes: the digital circuit is used for locking the whole register after writing the specific information into a certain bit in the register so as to ensure that the trimming information in the digital circuit cannot be modified.
In an embodiment of the invention, before the specific information is written into the register, the register is set to be capable of writing the trimming information, the trimming circuit performs the trimming according to the trimming information of the register, and verifies whether the trimming information written into the register is correct or not according to the trimming result corresponding to the analog circuit.
In one embodiment of the present invention, the memory type includes a non-volatile memory.
In one embodiment of the present invention, the nonvolatile memory includes: flash memory or one-time programmable memory.
In an embodiment of the invention, the specific information is located in a last bit of the modification information.
In an embodiment of the invention, the digital circuit sets the entire register to be in a read-only state according to the register bit corresponding to the specific information to lock the entire register so that the trimming information therein cannot be modified.
In an embodiment of the present invention, the types of the circuit parameters include: current or voltage.
In order to achieve the above and other related objects, the present invention provides an SoC chip including the digital-analog hybrid circuit.
In order to achieve the above and other related objects, the present invention provides an analog circuit trimming method applied to the digital-analog hybrid circuit, the method comprising: the digital circuit writes trimming information read from the memory into the register for the trimming circuit to read to perform the trimming; the digital circuit locks the entire register after writing specific information to a bit in the register so that trimming information therein cannot be modified.
In order to achieve the above and other related objects, the present invention provides an analog circuit trimming method applied to the digital-analog hybrid circuit, the method comprising: the digital circuit writes trimming information read from the memory into the register for the trimming circuit to read to perform the trimming; before the specific information is written into the register, the trimming circuit performs trimming according to trimming information written into the register; verifying whether the trimming information written into the register is correct or not according to the trimming result corresponding to the analog circuit; if the correction is correct, the trimming information is continuously written; if not, correcting the writing; in the case where the trimming information written to the register is all correct, the digital circuit locks the entire register after writing specific information to a bit in the register so that the trimming information therein cannot be modified.
As described above, according to the digital-analog hybrid circuit, the SoC chip, and the trimming method for the analog circuit of the present invention, the digital-analog hybrid circuit includes: an analog circuit for processing an analog signal; the trimming circuit is connected with the analog circuit and used for trimming the circuit parameters of the analog circuit according to trimming information; a memory storing the trimming information; the digital circuit, connect trimming circuit and memory, it includes: the register is used for storing trimming information read from the memory by the digital circuit so as to be read by the trimming circuit to execute the trimming, the tail part of the trimming information comprises specific information, and the digital circuit locks the whole register after writing the specific information into a certain bit in the register so that the trimming information in the register cannot be modified; by adopting the technical scheme of the invention, the correct trimming result is properly protected and cannot be corrected by misoperation; and when the trimming logic is verified, the register can be directly operated without verifying the trimming logic unit from the memory, so that the trimming verification is greatly facilitated.
Drawings
Fig. 1 is a schematic structural diagram of a digital-analog hybrid circuit according to an embodiment of the present invention.
Fig. 2 is a schematic flow chart of an analog circuit trimming method applied to the digital-analog hybrid circuit according to an embodiment of the present invention.
Fig. 3 is a schematic flow chart of an analog circuit trimming method applied to the digital-analog hybrid circuit according to another embodiment of the present invention.
Description of the element reference numerals
101 analog circuit
102 trimming circuit
103 memory
104 digital circuit
105 register
S201 to S202
S301～S306
Detailed Description
The embodiments of the present invention are described below with reference to specific embodiments, and other advantages and effects of the present invention will be easily understood by those skilled in the art from the disclosure of the present specification. The invention is capable of other and different embodiments and of being practiced or of being carried out in various ways, and its several details are capable of modification in various respects, all without departing from the spirit and scope of the present invention. It is to be noted that the features in the following embodiments and examples may be combined with each other without conflict.
It should be noted that the drawings provided in the following embodiments are only for illustrating the basic idea of the present invention, and the components related to the present invention are only shown in the drawings rather than drawn according to the number, shape and size of the components in actual implementation, and the type, quantity and proportion of the components in actual implementation may be changed freely, and the layout of the components may be more complicated.
The technical scheme of the invention is applied to integrated circuit design, such as system on chip (SoC) chip design, wherein the SoC is an integrated circuit with a special purpose and comprises a complete system and has the whole content of embedded software. Meanwhile, the method is a technology for realizing the whole process from the determination of system functions to the software/hardware division and completing the design. In a narrow sense, the system is the chip integration of the core of an information system, and the key components of the system are integrated on one chip.
Referring to fig. 1, the structure of a digital-analog hybrid circuit according to the present invention is shown, the digital-analog hybrid circuit includes: an Analog Circuit 101, a trimming Circuit 102, a memory 103, and a Digital Circuit 104(Digital Circuit); the digital-analog hybrid circuit can be integrated in an SoC chip for use.
The analog circuit 101 is used for processing analog signals, and analog mainly refers to the reproduction of voltage (or current) proportional to real signals, and the types of the analog circuit can include, for example: an amplifier circuit, a filter circuit, a feedback circuit, a reference source circuit, a switched capacitor circuit, and the like, which are not listed.
The trimming circuit 102 is connected to the analog circuit 101, and configured to trim a circuit parameter of the analog circuit 101 according to trimming information, where the type of the circuit parameter includes: current or voltage, e.g., input voltage, output voltage, input current, and/or output current, etc., of a device or circuit in analog circuit 101; the trimming information may be a reference basis for adjusting circuit parameters, such as voltage, current preset values, etc., and the trimming is used to adjust the circuit parameters of the analog circuit 101 as required to obtain a corresponding required trimming result, such as making the output voltage and the output current of the device or the circuit reach preset values, etc. The trimming operation of the trimming circuit 102 can be controlled by the digital circuit 104.
The memory 103 stores the trimming information. Specifically, the memory 103 may be a non-volatile memory, such as a Flash memory (Flash ROM) or a One-Time-Programmable (OTP) memory (ROM), where OTP (One-Time-Programmable) is a type of the memory 103 of the MCU, and may be programmed only once, and the memory 103 of this type may enhance an encryption function, so as to avoid a result that a subsequent user may program the memory 103 again and may cause program damage.
The digital circuit 104, which is connected to the trimming circuit 102 and the memory 103, includes: a register 105 for storing trimming information read from the memory 103 by the digital circuit 104 for the trimming circuit 102 to read to perform the trimming; the trimming circuit 102 is connected to the digital circuit 104 and the analog circuit 101, and it needs to have a/D conversion and D/a conversion circuits.
It should be noted that the tail of the trimming information contains specific information, and the digital circuit 104 locks the whole register 105 after writing the specific information into a certain bit of the register 105 so that the trimming information in the register 105 cannot be modified. Specifically, the specific information may be, for example, located at the last bit of the trimming information, e.g., "1" or "0" different from other bit values of the trimming information; after the trimming information is written into the register 105, and after the specific information is written into a certain bit of the register 105, the whole register 105 is locked, the stored trimming information is stored and cannot be modified any more, and in implementation, the digital circuit 104 can set the register 105 to be in a read-only state to lock the register 105; the locking is realized by a hardware circuit, so that the locking can be an irreversible result, the condition that a user can not modify the read-only state of the register 105 any more, the register 105 written in the user can not be modified any more, and only a chip can be replaced, so that the integrity and the safety of information in the chip are ensured, and the stability and the safety of a product are improved.
As shown in fig. 2, a schematic flow chart of an analog circuit 101 trimming method of the digital-to-analog circuit in an embodiment is shown, where the method includes:
step S201: the digital circuit 104 writes the trimming information read from the memory 103 into the register 105 for the trimming circuit 102 to read to perform the trimming;
step S202: the digital circuit 104 locks the entire register 105 after writing specific information to a bit in the register 105 so that the trimming information therein cannot be modified.
Preferably, to prevent the trimming information from being wrongly written, the verifying operation may be performed on the trimming information written into the register 105 before the specific information is written into the register 105 and locked:
as shown in fig. 3, a schematic flow chart of a method for trimming an analog circuit 101 of a digital-to-analog circuit in another embodiment is shown, where the method includes:
step S301: the digital circuit 104 writes the trimming information read from the memory 103 into the register 105 for the trimming circuit 102 to read to perform the trimming;
step S302: before the specific information is written into the register 105, the trimming circuit 102 performs the trimming according to the trimming information written into the register 105;
step S303: verifying whether the trimming information written into the register 105 is correct or not according to the trimming result corresponding to the analog circuit 101; if not, go to step S304; if yes, go to step S305; it should be noted that the verification may be performed by the digital circuit 104, for example, to detect whether the output of the trimmed analog circuit 101 is consistent with a preset value, if so, the output is correct, and if not, the output is incorrect; and, the verification can be performed bit by bit, that is, writing one bit of trimming information verifies whether the bit information is correct.
Step S304: correcting the written trimming information under the condition that the written trimming information is incorrect;
step S305: continuously writing trimming information;
step S306: in the case where the trimming information written to the register 105 is all correct, the digital circuit 104 locks the register 105 after writing the specific information to the register 105 so that the trimming information therein cannot be modified.
In summary, the digital-analog hybrid circuit, the SoC chip, and the analog circuit trimming method of the present invention include: an analog circuit for processing an analog signal; the trimming circuit is connected with the analog circuit and used for trimming the circuit parameters of the analog circuit according to trimming information; a memory storing the trimming information; the digital circuit, connect trimming circuit and memory, it includes: the register is used for storing trimming information read from the memory by the digital circuit so as to be read by the trimming circuit to execute the trimming, the tail part of the trimming information comprises specific information, and the digital circuit locks the whole register after writing the specific information into a certain bit in the register so that the trimming information in the register cannot be modified; by adopting the technical scheme of the invention, the correct trimming result is properly protected and cannot be corrected by misoperation; and when the trimming logic is verified, the register can be directly operated without verifying the trimming logic unit from the memory, so that the trimming verification is greatly facilitated.
The invention effectively overcomes various defects in the prior art and has high industrial utilization value.
The foregoing embodiments are merely illustrative of the principles and utilities of the present invention and are not intended to limit the invention. Any person skilled in the art can modify or change the above-mentioned embodiments without departing from the spirit and scope of the present invention. Accordingly, it is intended that all equivalent modifications or changes which can be made by those skilled in the art without departing from the spirit and technical spirit of the present invention be covered by the claims of the present invention.
Claims (8)
1. A digital-to-analog hybrid circuit, comprising:
an analog circuit for processing an analog signal;
the trimming circuit is connected with the analog circuit and used for trimming the circuit parameters of the analog circuit according to trimming information;
a memory storing the trimming information;
the digital circuit, connect trimming circuit and memory, it includes: the digital circuit is used for writing the specific information into a certain bit in the register and then setting the whole register to be in a read-only state according to the register bit corresponding to the specific information so as to lock the whole register to prevent the trimming information in the register from being modified;
before the specific information is written into the register, the register is set to be capable of being written into the trimming information, the trimming circuit performs trimming according to the trimming information of the register, and whether the trimming information written into the register is correct or not is verified according to a trimming result corresponding to the analog circuit.
2. The digital-to-analog hybrid circuit of claim 1, wherein the type of memory comprises a non-volatile memory.
3. The digital-to-analog hybrid circuit of claim 2, wherein the non-volatile memory comprises: flash memory or one-time programmable memory.
4. The digital-to-analog hybrid circuit of claim 1, wherein the specific information is located in a last bit of the trimming information.
5. The digital-to-analog hybrid circuit of claim 1, wherein the types of circuit parameters include: current or voltage.
6. An SoC chip comprising the digital-to-analog hybrid circuit of any one of claims 1 to 5.
7. An analog circuit trimming method applied to the digital-analog hybrid circuit as claimed in any one of claims 1 to 5, the method comprising:
the digital circuit writes trimming information read from the memory into the register for the trimming circuit to read to perform the trimming;
after the digital circuit writes specific information into a certain bit in the register, the whole register is set to be in a read-only state according to the register bit corresponding to the specific information so as to lock the whole register to enable trimming information in the register not to be modified; before the specific information is written into the register, the register is set to be capable of being written into the trimming information, the trimming circuit performs trimming according to the trimming information of the register, and whether the trimming information written into the register is correct or not is verified according to a trimming result corresponding to the analog circuit.
8. An analog circuit trimming method applied to the digital-analog hybrid circuit as claimed in any one of claims 1 to 5, the method comprising:
the digital circuit writes trimming information read from the memory into the register for the trimming circuit to read to perform the trimming;
before the specific information is written into the register, the trimming circuit performs trimming according to trimming information written into the register;
verifying whether the trimming information written into the register is correct or not according to the trimming result corresponding to the analog circuit;
if the correction is correct, the trimming information is continuously written;
if not, correcting the writing;
under the condition that the trimming information written into the register is all correct, the digital circuit sets the whole register to be in a read-only state according to the register bit corresponding to the specific information after the specific information is written into a certain bit in the register so as to lock the whole register and enable the trimming information in the register not to be modified.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610956856.5A CN108023585B (en) | 2016-10-28 | 2016-10-28 | Digital-analog hybrid circuit, SoC chip and analog circuit trimming method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610956856.5A CN108023585B (en) | 2016-10-28 | 2016-10-28 | Digital-analog hybrid circuit, SoC chip and analog circuit trimming method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN108023585A CN108023585A (en) | 2018-05-11 |
| CN108023585B true CN108023585B (en) | 2021-12-24 |
Family
ID=62083848
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610956856.5A Active CN108023585B (en) | 2016-10-28 | 2016-10-28 | Digital-analog hybrid circuit, SoC chip and analog circuit trimming method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN108023585B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109491537B (en) * | 2018-09-17 | 2022-04-22 | 北京集创北方科技股份有限公司 | Circuit connection method and device, storage medium and processor |
| CN113114216B (en) * | 2021-04-14 | 2024-09-10 | 昂赛微电子（上海）有限公司 | Reusable programming trimming circuit and trimming method |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101436086A (en) * | 2008-11-20 | 2009-05-20 | 四川登巅微电子有限公司 | System for initially generating stabilized in-chip clock |
| CN102624359A (en) * | 2012-04-12 | 2012-08-01 | 佛山华芯微特科技有限公司 | Tuning circuit of oscillator and tuning method thereof |
| CN202758882U (en) * | 2012-08-09 | 2013-02-27 | 成都国微电子有限公司 | Trimming device of analog/digital analogy mixed signal processing chip |
| CN103868416A (en) * | 2012-12-18 | 2014-06-18 | 北京全安密灵科技股份公司 | Method for correcting original oscillation frequency clock of chip |
| CN105807133A (en) * | 2014-12-30 | 2016-07-27 | 无锡华润矽科微电子有限公司 | System capable of realizing frequency trimming integrated control |
| CN105912059A (en) * | 2016-05-23 | 2016-08-31 | 深圳创维－Rgb电子有限公司 | Reference voltage regulating circuit and system of integrated circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7501801B2 (en) * | 2005-06-30 | 2009-03-10 | Potentia Semiconductor Inc. | Power supply output voltage trimming |
| CN104345263B (en) * | 2013-07-26 | 2017-11-03 | 北京兆易创新科技股份有限公司 | A kind of signal management method and apparatus of digital-analog mix-mode chip |
-
2016
- 2016-10-28 CN CN201610956856.5A patent/CN108023585B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101436086A (en) * | 2008-11-20 | 2009-05-20 | 四川登巅微电子有限公司 | System for initially generating stabilized in-chip clock |
| CN102624359A (en) * | 2012-04-12 | 2012-08-01 | 佛山华芯微特科技有限公司 | Tuning circuit of oscillator and tuning method thereof |
| CN202758882U (en) * | 2012-08-09 | 2013-02-27 | 成都国微电子有限公司 | Trimming device of analog/digital analogy mixed signal processing chip |
| CN103868416A (en) * | 2012-12-18 | 2014-06-18 | 北京全安密灵科技股份公司 | Method for correcting original oscillation frequency clock of chip |
| CN105807133A (en) * | 2014-12-30 | 2016-07-27 | 无锡华润矽科微电子有限公司 | System capable of realizing frequency trimming integrated control |
| CN105912059A (en) * | 2016-05-23 | 2016-08-31 | 深圳创维－Rgb电子有限公司 | Reference voltage regulating circuit and system of integrated circuit |
Non-Patent Citations (1)
| Title |
|---|
| 基于JTAG接口的内建修调电路的设计;辛晓宁 等;《电子设计工程》;20150731;第99-101页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN108023585A (en) | 2018-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7774382B2 (en) | Method and apparatus for configuring a control device, and corresponding control device | |
| US8140216B2 (en) | Method of detecting manipulation of a programmable memory device of a digital controller | |
| CN108023585B (en) | Digital-analog hybrid circuit, SoC chip and analog circuit trimming method | |
| US10038565B2 (en) | Methods and systems for bypassing authenticity checks for secure control modules | |
| US20040004858A1 (en) | Rewrite disable control method for determining rewrite enable/disable based on result of majority decision | |
| US11347837B2 (en) | Method and apparatus for enhancing security of vehicle controller | |
| CN103150184A (en) | Method for operating flash memory and system chip | |
| JP4492025B2 (en) | Data storage method for electronic control unit | |
| CN114492267A (en) | Circuit model for simulating eFuse and simulation method based on eFuse | |
| CN104423310B (en) | Apparatus and method for updating the operating system in programmable logic controller (PLC) | |
| US20150200020A1 (en) | Integrated circuit having an enhanced fuseless fuse structure, a method of manufacturing the same and a data structure for use with the fuseless fuse structure | |
| US8780640B2 (en) | System and method to enable reading from non-volatile memory devices | |
| US20140075094A1 (en) | Method to implement a binary flag in flash memory | |
| JP2012118904A (en) | Information processing apparatus | |
| CN203773957U (en) | Repeated writing device of OTP (one time programmable) register | |
| JP6036719B2 (en) | Electronic device having programmable logic circuit device and rewriting method | |
| US10395705B2 (en) | Integrated circuit copy prevention device powered by a photoelectric cell | |
| EP2846259B1 (en) | Method and apparatus for controlling memory startup | |
| CN113590209B (en) | Chip starting control method, chip and electronic equipment | |
| JP4953788B2 (en) | Electronic equipment | |
| JP2005234957A (en) | Method and program for controlling data access for flash memory | |
| US20090256589A1 (en) | Programmable device, electronic device, and method for controlling programmable device | |
| JP6035760B2 (en) | Semiconductor memory device and method for controlling semiconductor memory device | |
| WO2017148492A1 (en) | Physical unclonable function in nvm having multiple write levels | |
| JP2008257415A (en) | Controller having program write function |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: 350003 building 18, No.89, software Avenue, Gulou District, Fuzhou City, Fujian Province Patentee after: Ruixin Microelectronics Co.,Ltd. Address before: 350003 building 18, No.89, software Avenue, Gulou District, Fuzhou City, Fujian Province Patentee before: FUZHOU ROCKCHIP ELECTRONICS Co.,Ltd. |