CN107992437A - A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling - Google Patents
A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling Download PDFInfo
- Publication number
- CN107992437A CN107992437A CN201711321161.0A CN201711321161A CN107992437A CN 107992437 A CN107992437 A CN 107992437A CN 201711321161 A CN201711321161 A CN 201711321161A CN 107992437 A CN107992437 A CN 107992437A
- Authority
- CN
- China
- Prior art keywords
- hard disk
- disk backboard
- pcie
- cable
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0026—PCI express
Abstract
The embodiment of the invention discloses a kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling, method includes clock signal being divided into two for the clk of each PCIE interface assignments of host computer side 1 buffer, each clk buffer；Clock signal be respectively transmitted to on the 2N PCIE interface of PCIE SWITCH associated wires one end；The data channel of each PCIE interfaces of described cable one end is divided into two groups, one group of connection host 1, another group of connection host 2, the other end of cable is connected on hard disk backboard corresponding PCIE interfaces；On PCIE interfaces of 2 clock signals by cable transmission to hard disk backboard side on each PCIE interfaces of host computer side.The present invention realizes dual control using general hard disk backboard, reduces the workload and design cost of designer.
Description
Technical field
The present invention relates to field of computer technology, specifically a kind of hard disk backboard connection side for supporting pattern of double controlling
Method, system and connection cables.
Background technology
(Non-Volatile Memory express are a kind of foundation to NVME the one of the M.2 similar AHCI on interface
Kind of agreement, is the agreement exclusively for flash-type design Storage) SSD (Solid State Drives, solid state hard disc) is since it is high
Performance and be widely used in storage system, at present major part manufacturer server support NVME SSD.As storage is held
The raising of amount is, it is necessary to the disk position supported is also more and more, others PCIE (peripheral component in addition
Interconnect express, are a kind of high speed serialization computer expansion bus standards) equipment, such as network interface card, GPU
(Graphics Processing Unit, graphics processor), SOC (System on Chip, system level chip) card etc., CPU
Original PCIE channel quantity can not much meet existing demand, then just need to carry out PCIE using PCIE SWITCH
The extension of passage, to connect more SSD and other PCIE devices.
Interconnection between PCIE SWITCH and NVME SSD is realized by cable, if there is two hosts to pass through
PCIE SWITCH control NVME SSD, need to be by common cable by the PCIE interfaces on SWITCH and hard disk backboard
The one-to-one connection of PCIE interfaces, you can realize control of the host to hard disk.By interconnect different hard disk backboards (support single control or
Dual control) realize single control or dual control function of two hosts to all hard disks.
Since above-mentioned mutual contact mode is the single control or dual control function by interconnecting different hard disk backboards to realize to hard disk,
So needing LOGIC engineer in R＆D process and LAYOUT engineer separately designs and supports the two of single, double control function not
Same hard disk backboard, workload is heavy, and design cost is high.
The content of the invention
A kind of hard disk backboard connection method, system and connecting line for supporting pattern of double controlling is provided in the embodiment of the present invention
Cable, with solve in the prior art need design difference in functionality hard disk backboard, heavy workload, it is of high cost the problem of.
In order to solve the above-mentioned technical problem, the embodiment of the invention discloses following technical solution：
First aspect present invention provides a kind of hard disk backboard connection method for supporting pattern of double controlling, comprises the following steps：
For 1 clk buffer of each PCIE interface assignments of host computer side, each clk buffer, which divide clock signal one, is
Two；
Clock signal be respectively transmitted to on the 2N PCIE interface of PCIE SWITCH associated wires one end；
The data channel of each PCIE interfaces of described cable one end is divided into two groups, one group of connection host 1, another group of company
Host 2 is connect, the other end of cable is connected on hard disk backboard corresponding PCIE interfaces；
The PCIE interfaces that 2 clock signals on each PCIE interfaces of host computer side pass through cable transmission to hard disk backboard side
On.
With reference to first aspect, further included in first aspect in the first possible embodiment before the step：
Clk buffer are added in the circuit of PCIE SWITCH plates.
With reference to first aspect, in second of possible embodiment of first aspect, further included before the step：If
Hard disk backboard of the meter with 2N interface.
With reference to first aspect, in first aspect the first or second of possible embodiment, the data channel has 4
A, every group includes 2 data channel.
Second aspect of the present invention provides a kind of hard disk backboard connection cables for supporting pattern of double controlling, the both ends of the cable
Be respectively provided with 2N PCIE interface, one end connection PCIE SWITCH of cable, other end connection hard disk backboard, cable one end it is every
A PCIE interfaces include 4 data channel, and the signal wire of 4 passages is divided into two groups, and every group includes 2 data channel, wherein
One group is connected to host 1, and another group is connected to host 2, and the connection of cable opposite side corresponds to corresponding 2N PCIE interfaces on hard disk backboard.
Third aspect present invention provides a kind of hard disk backboard for supporting pattern of double controlling and connects system, it is characterized in that：Including
Hard disk backboard, PCIE SWITCH, connection hard disk backboard and the cable of PCIE SWITCH and two hosts, the hard disk backboard
Including 2N interface, the both ends of the cable are respectively provided with 2N PCIE interface, and one end of cable is connected respectively by PCIE SWITCH
Connect two hosts, other end connection hard disk backboard；
Each PCIE interfaces of cable one end include 4 data channel, and the signal wire of 4 data channel is divided into two
Group, every group includes 2 data channel, and one of which is connected to host 1, and another group is connected to host 2, and the connection of cable opposite side is corresponding hard
Corresponding 2N PCIE interfaces on disk backboard.
With reference to the third aspect, in the first possible implementation of the third aspect, each host passes through PCIE
Clock signal is divided into two by SWITCH connections N number of clk buffer, each clk buffer.
Connection system described in the connection cables and the third aspect of second aspect of the present invention can realize first aspect
And the method in each implementation of first aspect, and obtain identical effect.
The effect provided in the content of the invention is only the effect of embodiment, rather than whole effects that invention is all, above-mentioned
A technical solution in technical solution has the following advantages that or beneficial effect：
N number of clk buffer are connected by host, the clock signal of host is divided into two by each clk buffer, each
On each interface that the signal of host passes through cable transmission to hard disk backboard, which is general single control hard disk backboard,
So as to realize pattern of double controlling using general hard disk backboard, realize pattern of double controlling without resetting hard disk backboard, reduce design
The workload of teacher, reduces design cost.
Brief description of the drawings
In order to illustrate more clearly about the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
There is attached drawing needed in technology description to be briefly described, it should be apparent that, for those of ordinary skill in the art
Speech, without creative efforts, can also obtain other attached drawings according to these attached drawings.
Fig. 1 is a kind of flow diagram for the hard disk backboard connection method embodiment 1 for supporting pattern of double controlling；
Fig. 2 is a kind of flow diagram for the hard disk backboard connection method embodiment 2 for supporting pattern of double controlling；
Fig. 3 is that a kind of hard disk backboard for supporting pattern of double controlling connects a kind of structure diagram of embodiment of system.
Embodiment
In order to clarify the technical characteristics of the invention, below by embodiment, and its attached drawing is combined, to this hair
It is bright to be described in detail.Following disclosure provides many different embodiments or example is used for realizing the different knots of the present invention
Structure.In order to simplify disclosure of the invention, hereinafter the component and setting of specific examples are described.In addition, the present invention can be with
Repeat reference numerals and/or letter in different examples.This repetition is that for purposes of simplicity and clarity, itself is not indicated
Relation between various embodiments are discussed and/or are set.It should be noted that illustrated component is not necessarily to scale in the accompanying drawings
Draw.Present invention omits the description to known assemblies and treatment technology and process to avoid the present invention is unnecessarily limiting.
As shown in Figure 1, a kind of a kind of embodiment of hard disk backboard connection method for supporting pattern of double controlling of the present invention, including
Following steps：
S11 is each PCIE interface assignments of host computer side 1 clk buffer, each clk buffer by clock signal one
It is divided into two；
S12, clock signal be respectively transmitted to on the 2N PCIE interface of PCIE SWITCH associated wires one end；
S13, is divided into two groups, one group of connection host 1 is another by the data channel of each PCIE interfaces of described cable one end
Group connection host 2, the other end of cable are connected on hard disk backboard corresponding PCIE interfaces；
S14,2 clock signals on each PCIE interfaces of host computer side are connect by the PCIE of cable transmission to hard disk backboard side
On mouth.
In step S11, host has two, and each N number of clk buffer of host assignment, each clk buffer are by host
Clock signal is divided into two, and then each host obtains 2N clock signal.The PCIE interfaces of host computer side have 2N, each host
Clock signal correspond to be transferred on PCIE interfaces.
In step S12, the corresponding 2N clock signal of each host passes through cable transmission to corresponding hard disk backboard respectively
On, there is 2N interface on hard disk backboard, the clock signal of each host is 2N corresponding to hard disk backboard by cable transmission
On interface, double controls of the host to hard disk backboard are realized by clk buffer and cable.
In step S13, the data channel of each PCIE interfaces has 4, and in two be divided into group, every group includes two data
Passage, connects host 1 and host 2 respectively, there is the data letter from two hosts on so each PCIE interfaces of host computer side
Number, correspond to and be connected to hard disk backboard side, there are the data-signal of two hosts on each PCIE interfaces, so as to fulfill dual control.
In step S14, likewise, the clock signal of each host is also by cable transmission to 2N PCIE interface.
The both ends of cable are respectively provided with 2N PCIE interface, one end connection PCIE SWITCH of cable, other end connection hard disk
Backboard, each PCIE interfaces of cable one end include 4 data channel, and the signal wire of 4 passages is divided into two groups, and every group includes
2 data channel, one of which are connected to host 1, and another group is connected to host 2, and it is right on hard disk backboard that the connection of cable opposite side corresponds to
The 2N PCIE interface answered.
As shown in Fig. 2, on the basis of above-described embodiment, a kind of hard disk backboard for supporting pattern of double controlling of the invention connects
A kind of embodiment of method, comprises the following steps：
S21, hard disk backboard of the design with 2N interface；
S22, adds clk buffer in the circuit of PCIE SWITCH plates；
S23 is each PCIE interface assignments of host computer side 1 clk buffer, each clk buffer by clock signal one
It is divided into two；
S24, clock signal be respectively transmitted to on the 2N PCIE interface of PCIE SWITCH associated wires one end；
S25, is divided into two groups, one group of connection host 1 is another by the data channel of each PCIE interfaces of described cable one end
Group connection host 2；
S26,2 clock signals on each PCIE interfaces of host computer side are connect by the PCIE of cable transmission to hard disk backboard side
On mouth.
As shown in figure 3, a kind of hard disk backboard for supporting pattern of double controlling of the present invention connects system, which carries on the back including hard disk
Plate, PCIE SWITCH, connection hard disk backboard and the cable of PCIE SWITCH and two hosts, hard disk backboard include 2N and connect
Mouthful, the both ends of the cable are respectively provided with 2N PCIE interface, in Fig. 3, are illustrated by taking N=2 as an example.One end of cable passes through
PCIE SWITCH connect two hosts, other end connection hard disk backboard respectively；
Each PCIE interfaces of cable one end include 4 data channel, and the signal wire of 4 data channel is divided into two
Group, every group includes 2 data channel, and one of which is connected to host 1, and another group is connected to host 2, and the connection of cable opposite side is corresponding hard
Corresponding 2N PCIE interfaces on disk backboard.
The above is the preferred embodiment of the present invention, for those skilled in the art,
Without departing from the principles of the invention, some improvements and modifications can also be made, these improvements and modifications are also regarded as this hair
Bright protection domain.
Claims (7)
1. a kind of hard disk backboard connection method for supporting pattern of double controlling, it is characterized in that：Comprise the following steps：
Clock signal is divided into two for the clk of each PCIE interface assignments of host computer side 1 buffer, each clk buffer；
Clock signal be respectively transmitted to on the 2N PCIE interface of PCIE SWITCH associated wires one end；
The data channel of each PCIE interfaces of described cable one end is divided into two groups, one group of connection host 1, another group of connection master
Machine 2, the other end of cable are connected on hard disk backboard corresponding PCIE interfaces；
On PCIE interfaces of 2 clock signals by cable transmission to hard disk backboard side on each PCIE interfaces of host computer side.
2. a kind of hard disk backboard connection method for supporting pattern of double controlling according to claim 1, it is characterized in that：In the step
Further included before rapid：Clk buffer are added in the circuit of PCIE SWITCH plates.
3. a kind of hard disk backboard connection method for supporting pattern of double controlling according to claim 1 or 2, it is characterized in that：Institute
Further included before stating step：Hard disk backboard of the design with 2N interface.
4. a kind of hard disk backboard connection method for supporting pattern of double controlling according to claim 3, it is characterized in that：The data
Passage has 4, and every group includes 2 data channel.
5. a kind of hard disk backboard connection cables for supporting pattern of double controlling, it is characterized in that：The both ends of the cable are respectively provided with 2N
PCIE interfaces, one end connection PCIE SWITCH of cable, other end connection hard disk backboard, each PCIE interfaces of cable one end
Including 4 data channel, the signal wire of 4 passages is divided into two groups, and every group includes 2 data channel, and one of which is connected to master
Machine 1, another group is connected to host 2, and the connection of cable opposite side corresponds to corresponding 2N PCIE interfaces on hard disk backboard.
6. a kind of hard disk backboard for supporting pattern of double controlling connects system, it is characterized in that：Including hard disk backboard, PCIESWITCH, company
The cable and two hosts of hard disk backboard and PCIE SWITCH are connect, the hard disk backboard includes 2N interface, the cable
Both ends are respectively provided with 2N PCIE interface, and one end of cable connects two hosts respectively by PCIE SWITCH, and other end connection is hard
Disk backboard；
Each PCIE interfaces of cable one end include 4 data channel, and the signal wire of 4 data channel is divided into two groups,
Every group includes 2 data channel, and one of which is connected to host 1, and another group is connected to host 2, the corresponding hard disk of cable opposite side connection
Corresponding 2N PCIE interfaces on backboard.
7. a kind of hard disk backboard for supporting pattern of double controlling according to claim 6 connects system, it is characterized in that：It is described each
Clock signal is divided into two by host by the N number of clk buffer of PCIE SWITCH connections, each clk buffer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711321161.0A CN107992437A (en) | 2017-12-12 | 2017-12-12 | A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201711321161.0A CN107992437A (en) | 2017-12-12 | 2017-12-12 | A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107992437A true CN107992437A (en) | 2018-05-04 |
Family
ID=62037311
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201711321161.0A Pending CN107992437A (en) | 2017-12-12 | 2017-12-12 | A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107992437A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
| CN110377539A (en) * | 2019-06-25 | 2019-10-25 | 苏州浪潮智能科技有限公司 | A kind of data transmission method, device and medium based on high speed signal switching chip |
| CN110389928A (en) * | 2019-06-25 | 2019-10-29 | 苏州浪潮智能科技有限公司 | A kind of data transmission method, device and medium based on high speed signal switching chip |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
| CN101719051A (en) * | 2009-11-09 | 2010-06-02 | 中兴通讯股份有限公司 | Multi-control disk array and implementation method thereof |
| CN203930612U (en) * | 2014-07-03 | 2014-11-05 | 浪潮电子信息产业股份有限公司 | A kind of multi-functional PCIE IO card extender |
| CN204203854U (en) * | 2014-11-24 | 2015-03-11 | 浪潮电子信息产业股份有限公司 | A kind of novel NVME SFF-8639 hard disc switching card |
| CN206249150U (en) * | 2016-09-29 | 2017-06-13 | 浙江宇视科技有限公司 | A kind of storage server |
| CN206249296U (en) * | 2016-09-30 | 2017-06-13 | 浙江宇视科技有限公司 | A kind of dual control storage server |
| CN206649375U (en) * | 2017-03-14 | 2017-11-17 | 郑州云海信息技术有限公司 | A kind of server clock system |
-
2017
- 2017-12-12 CN CN201711321161.0A patent/CN107992437A/en active Pending
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20090052903A1 (en) * | 2007-08-24 | 2009-02-26 | Kip Mussatt | System and method for expanding PCIe compliant signals over a fiber optic medium with no latency |
| CN101719051A (en) * | 2009-11-09 | 2010-06-02 | 中兴通讯股份有限公司 | Multi-control disk array and implementation method thereof |
| CN203930612U (en) * | 2014-07-03 | 2014-11-05 | 浪潮电子信息产业股份有限公司 | A kind of multi-functional PCIE IO card extender |
| CN204203854U (en) * | 2014-11-24 | 2015-03-11 | 浪潮电子信息产业股份有限公司 | A kind of novel NVME SFF-8639 hard disc switching card |
| CN206249150U (en) * | 2016-09-29 | 2017-06-13 | 浙江宇视科技有限公司 | A kind of storage server |
| CN206249296U (en) * | 2016-09-30 | 2017-06-13 | 浙江宇视科技有限公司 | A kind of dual control storage server |
| CN206649375U (en) * | 2017-03-14 | 2017-11-17 | 郑州云海信息技术有限公司 | A kind of server clock system |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109933554A (en) * | 2019-03-20 | 2019-06-25 | 浪潮商用机器有限公司 | A kind of NVMe hard disk expansion apparatus based on GPU server |
| CN110377539A (en) * | 2019-06-25 | 2019-10-25 | 苏州浪潮智能科技有限公司 | A kind of data transmission method, device and medium based on high speed signal switching chip |
| CN110389928A (en) * | 2019-06-25 | 2019-10-29 | 苏州浪潮智能科技有限公司 | A kind of data transmission method, device and medium based on high speed signal switching chip |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2021238268A1 (en) | Pcie device, apparatus, and method capable of making same slot compatible with different bandwidths | |
| CN110321313B (en) | Configurable interface card | |
| CN107992437A (en) | A kind of hard disk backboard connection method, system and connection cables for supporting pattern of double controlling | |
| MX2012014354A (en) | Systems and methods for dynamic multi-link compilation partitioning. | |
| TWI603202B (en) | Apparatuses and systems with redirection of lane resources | |
| US9792074B2 (en) | System, method, and computer program product for interfacing one or more storage devices with a plurality of bridge chips | |
| CN106569969A (en) | Server | |
| CN204904151U (en) | Built -in switching card | |
| CN204883525U (en) | External switching card | |
| CN109062829A (en) | A kind of hard disk expansion equipment | |
| CN105094687B (en) | Solid state disk control circuit and Ssd apparatus access system with solid state disk | |
| CN109933554A (en) | A kind of NVMe hard disk expansion apparatus based on GPU server | |
| CN109947682A (en) | A kind of server master board and server | |
| CN210639614U (en) | NVME hard disk backboard system supporting various bandwidths | |
| TW201635156A (en) | Bidirectional lane routing | |
| CN207833499U (en) | A kind of Riser cards based on PCIE4.0 | |
| CN210776403U (en) | Server architecture compatible with GPUDirect storage mode | |
| CN108153624B (en) | Test circuit board suitable for NGFF slot | |
| CN103592594A (en) | Circuit test system and circuit test method | |
| Rahnama et al. | Countering PCIe Gen. 3 data transfer rate imperfection using serial data interconnect | |
| CN104460857A (en) | Peripheral component interconnect-express card and method and device for using same | |
| CN110851389A (en) | Interface expansion method, expansion network card and server applied by expansion network card | |
| CN116301572A (en) | Hard disk backboard assembling method, electronic equipment and medium | |
| CN109033002A (en) | A kind of multipath server system | |
| CN209248518U (en) | A kind of solid state hard disk expansion board clamping and server |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20180504 |