CN107612676A - Qi hyperchaos video encryption methods based on FPGA - Google Patents

Qi hyperchaos video encryption methods based on FPGA Download PDF

Info

Publication number
CN107612676A
CN107612676A CN201711006788.7A CN201711006788A CN107612676A CN 107612676 A CN107612676 A CN 107612676A CN 201711006788 A CN201711006788 A CN 201711006788A CN 107612676 A CN107612676 A CN 107612676A
Authority
CN
China
Prior art keywords
msub
encryption
hyperchaos
video
mrow
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201711006788.7A
Other languages
Chinese (zh)
Inventor
齐国元
刘鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tianjin Polytechnic University
Original Assignee
Tianjin Polytechnic University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tianjin Polytechnic University filed Critical Tianjin Polytechnic University
Priority to CN201711006788.7A priority Critical patent/CN107612676A/en
Publication of CN107612676A publication Critical patent/CN107612676A/en
Pending legal-status Critical Current

Links

Landscapes

  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)

Abstract

The invention discloses a kind of Qi hyperchaos video encryption methods based on FPGA, belong to real-time video encryption technology field, including step:Host computer inputs 144 keys, serial ports sending module, Qi hyperchaotic systems receive key and by encryption and decryption by key control generation pseudo-random sequence, the video stream data that camera is collected carries out hyperchaos encryption and decryption, SDRAM display address is subjected to hyperchaos encryption and decryption, SDRAM buffer, VGA show video.The collection that video is realized present invention employs FPGA hardware mode shows and hyperchaos double-encryption that the display of its video is smooth, and elapsed time is short, takes that resource is few, and cipher round results are good, and key space is big.Present invention is mainly used for real-time video encryption.

Description

Qi hyperchaos video encryption methods based on FPGA
Technical field
The present invention relates to the technical field of real-time video encryption, more particularly to a kind of Qi hyperchaos videos based on FPGA Encryption method.
Background technology
With the development of science and technology and the progress of society, information security becomes more and more important.And the safety of information mainly according to Rely powerful encryption technology, wherein the Encryption Technology Research using chaos encryption as representative is receiving many scholars' in the past 20 years Pay much attention to.Chaos system is a kind of complicated nonlinear motion, is had to the extremely sensitive characteristic of primary condition, tracks It is long-term unpredictable, therefore chaos system shows extraordinary Cryptographic Properties, thus using chaos encryption technology also into For the focus of people's research.
There are many methods for using chaotic maps to do chaos encryption in encryption research based on chaos.Guangdong Industrial is big The state's ripple etc. of thanking learned proposes a kind of mixed chaos encryption method based on general Henon Map, i.e., does figure using Cat maps The encryption research of picture;Lu Zhimao of Dalian University of Technology etc. proposes a kind of new image encryption method, i.e., is produced using SHA-3 Chaotic maps carry out New chaotic image encryption;But chaotic maps are typically rhythmic, the periodicity of digital chaos mapping is right It is unfavorable for the security of cryptographic system.And general hyperchaotic system is that have multiple positive Lyapunov indexes, this meaning Taste the motion of system and extended to multiple directions, then hyperchaotic system compared with general chaos system have stronger randomness and Unpredictability, therefore also it is more suitable for Chaos Encryption Technology.
But chaos encryption main study subject is still directed to still image and voice data at present, for dynamic video The correlative study of data is still very insufficient.Because video has, data volume is big, complicated, the spy such as requirement of real-time height Point, it is for a long time and less efficient that traditional software realizes that encryption necessarily expends.Due to FPGA, its outstanding feature is flexible, and Row arithmetic speed is fast, and customization is customized, on-line reconfiguration etc., is that other programming devices (such as CPU, GPU, DSP) are not had Key character, also embedded in substantial amounts of multiplier inside FPGA, digital signal processing module, with its high speed, parallel processing Characteristic, there is original advantage in field of video image processing.Therefore the present invention proposes utilization in the theoretical foundation of forefathers FPGA this hardware handles modes complete the video encryption method based on Qi hyperchaoses, not only increase enciphering rate, together When in turn ensure that security.
The content of the invention
It is an object of the invention to provide a kind of Qi hyperchaos video encryption methods based on FPGA, solve in the past to video The problems such as the research deficiency and software of encryption technology realize the taking of video-encryption, efficiency is low.
To reach above-mentioned purpose, the technical scheme is that:Qi hyperchaos video encryption methods based on FPGA, such as scheme Shown in 1, comprise the following steps:
1) 144 primary keys, are inputted by host computer:Our key is transmitted by host computer with 16 binary forms Onto FPGA development boards;
2), serial ports is sent:By the RS232 serial ports programs compiled in advance on FPGA development boards, make FPGA and host computer It is in communication with each other, allows FPGA to receive the key information from host computer;
3), encryption and decryption presses key control Qi hyperchaos generation pseudo-random sequences:By receiving original key, Qi hyperchaoses are given Assign initial value and Qi hyperchaoses equation is generated pseudo-random sequence by button effect, while can be according to the primary key of reception First 16 determine that pseudo-random sequence effectively starts iteration wheel number.
4), hyperchaos data flow encryption and decryption operates:By the effective pseudo-random sequence and digital camera of Qi hyperchaos generations The video stream data collected carries out encryption and decryption operation.
5), hyperchaos shows the operation of address encryption and decryption:Effective pseudo-random sequence of Qi hyperchaos generations is shown with effective Show that address carries out encryption and decryption operation.
6), SDRAM is cached:Data after encryption and decryption and address are subjected to caching, i.e., by ping-pong operation, often completed A storage bank is just changed in the collection of page of data and address, so that video reaches smooth display.
7), VGA is shown:By correct VGA control programs, will make from the data that SDRSAM is cached its on VGA just Really display video.
Further, in the step 3), Qi hyperchaoses specifically refer to:
Described Qi hyperchaotic systems equation is represented with formula (1):
A in formula, b, c, d, e, f are the control parameters of system equation, x1, x2, x3, x4It is the state variable of system equation.
When taking parameter 49≤a≤55,20≤b≤24, c=13, d=8, e=33, f=30, system have two it is positive Lyapunov indexes, now system is hyperchaotic system.
In order to realize Qi hyperchaos generation pseudo-random sequences with FPGA, we carry out discretization using Euler methods to it.
It is represented by for differential equation of first order Euler methods:
τ is the sampling time in formula.It is to the equation obtained after (2) formula discretization:
Four outputs can be obtained by being realized by FPGA:[xi(1), xi(2), xi(3)xi(4)]
Wherein i represents the output of the i-th wheel, four outputs then is merged into an output, you can obtain pseudo-random sequence d:That is d=[1101000101 ... 10110]
The pseudo-random sequence generated by Qi hyperchaotic systems has passed through 15 standard testings of U.S.'s NIST random numbers
The pseudo-random sequence NIST test result tables of table 1Qi hyperchaos generations
Further, in the step 3), first 16 of the primary key according to reception determine pseudo-random sequence It is effective start iteration wheel number, in particular to:When carrying out data encryption by preceding 8 keys of input come corresponding to choosing by Operation is encrypted for the video data started with camera collection in the corresponding wheel chaos sequence of Qi hyperchaos generations;Work as progress The corresponding wheel chaos sequence as caused by Qi hyperchaoses is chosen come corresponding by [8-16] position key of input when geology is encrypted To start that operation is encrypted with original address.
Further, the step 4), 5) in, hyperchaos video stream data encryption and hyperchaos show that address adds It is close, in particular to:
As shown in Fig. 2 specific encryption flow:It is divided into data encryption and address encryption two parts, collective effect, improves and add Close security.
Data encryption:First by preceding 8 keys of input by the effective pseudo-random sequence and camera of hyperchaos generation The video stream data collected carries out xor operation, (is arranged the data after XOR followed by the row shifting function for carrying out data 4*4 forms are arranged into, the first row is constant, and often row below moves to left one successively) then enter ranks again and obscure (to arrange data 4*4 forms are arranged into, last row is constant, and other leus time are to moving down one) so that data reach diffusion and obscured Purpose, complete the encryption of video data.
Address encryption:First by [8-16] position key of input by effective pseudo-random sequence of hyperchaos generation with it is former Xor operation is done in the address come, followed by entering the row shifting function of row address (i.e. by the address arrangement after XOR into 4*4 form shapes Formula, the first row is constant, and often row below moves to left one successively) then enter ranks again and obscure (i.e. by address arrangement into 4*4 form shapes Formula, last row is constant, and other leus time are to moving down one) so as to completing to show the encryption of address.
Decrypting process:Decryption is exactly the inverse process encrypted, can be simultaneously by ciphertext data inside FPGA after correctly entering key The inverse operation that row are obscured first is done with address, then does the inverse operation of row displacement, the super mixed of corresponding wheel is found further according to correct key Ignorant pseudo-random sequence carries out XOR, obtains correctly inputting gathered data and display address, so as to correctly show what is gathered in real time Video pictures.As long as key have one it is different from correct key, video does not have any reaction, is persistently in encrypted state.
Compared with prior art, present invention has the advantages that realizing that video processing speed is fast, occupancy resource is few, video-encryption Effect is good.
Brief description of the drawings
Fig. 1 is the flow chart of the inventive method
1 host computer inputs 144 keys
2 serial ports are sent
3 encryption and decryption buttons
4Qi hyperchaos generation pseudo-random sequences
5 cameras gather video information
6Qi hyperchaos data flow encryption and decryption
7SDRAM is cached
8Qi hyperchaoses show address encryption
9VGA is shown
Fig. 2 is the encryption method flow chart of the present invention
The Qi ultra-chaos pseudo random sequences of 10 cipher controlleds
The video stream data of 11 cameras collection
12SDRAM shows address
13 xor operations
14 row shifting functions
15 row obscure operation
16VGA is shown
Fig. 3 is original video collection sectional drawing
Fig. 4 is the video acquisition sectional drawing after an encryption data
Fig. 5 is the video acquisition sectional drawing of data and address while encryption
Embodiment
In order that those skilled in the art more fully understand the present invention program, below in conjunction with the accompanying drawings with specific embodiment pair The present invention is described in further detail, but the implementation of the present invention is not limited to this.
Experimental situation:The fpga chip that the experiment of the present invention uses is the EP4CE15F17C8 of Intel (Altera) company, The chip includes 15408 LE logical resources, 166 peripheral hardware I/O mouths, 504KB memory ram resources, 112 embedded multipliers, 4 pll clock management modules.Modularized design on Quartus II platforms is realized by Verilog HDL language.
The present invention is a kind of Qi hyperchaos video encryption methods based on FPGA, and specific implementing procedure is as shown in figure 1, tool Body is as follows:
1) 144 keys, are inputted in host computer, the key that we input in force is shown with 16 systems, the present embodiment Key is:253611111111111111111111111111111111, wherein first 4 be controlling hyperchaos generation it is effectively pseudo- with Machine sequence, behind 32 keys be for hyperchaos assign original state variable.
2) key from host computer, is received by serial ports program, FPGA and host computer communication, FPGA.
3), encryption key is pressed, and Qi hyperchaoses are started working, the program compiled in advance according to FPGA development boards, hyperchaos Initial value is received, starts to generate pseudo-random sequence.Concrete operations are as follows:
Described Qi hyperchaotic systems equation is represented with formula (1):
X in formula1, x2, x3, x4It is the control ginseng of hyperchaos equation for the state variable of hyperchaos equation, a, b, c, d, e, f Number.
Then we carry out discretization using Euler methods to it.
Formula (2) can be used for differential equation of first order Euler methods:
τ is the sampling time in formula.The equation obtained after (2) formula discretization is represented with formula (3):
In the implementation case, we take τ=0.00001, and control parameter takes a=50, b=21, c=13, d=8, e= 33, f=30, it can further obtain the equation after discretization and be represented with formula (4):
Equation is realized in FPGA, in implementation process, decimal is calculated using 32 floating numbers inside FPGA, so Four state variables now inputted each of have reformed into the input form for the floating number for being 32, in input with 16 systems Number input, so the initial value of state variable is (128 keys after i.e.) in the implementation case:
x1=11111111, x2=11111111, x3=11111111, x4=11111111
Under being acted on while button and key, hyperchaotic system starts to export effective pseudo-random sequence.
4), operation is encrypted with the video data from camera in effective pseudo-random sequence caused by hyperchaos, its In generation when hyperchaos is carrying out data encryption can be obtained in the program that compiles in advance of the present invention by the first two key " 25 " Effective pseudo-random sequence since (200+25) take turns iteration.It is specific as follows:
The effective pseudo-random sequence of hyperchaos generation carries out xor operation with the valid data that camera collects first, Followed by carry out data row shifting function (i.e. by the data arrangement after XOR into 4*4 forms, the first row is constant, behind Often row move to left one successively) then enter again ranks obscure (i.e. by data arrangement into 4*4 forms, last row is constant, its His leu time is to moving down one) so as to completing the encryption of video data.
5), effectively show that operation is encrypted in address in the effective pseudo-random sequence of hyperchaos generation and SDRAM, its In when hyperchaos can be obtained in the program write in advance of the present invention by the 3rd, 4 key " 36 " carrying out display address encryption The effective pseudo-random sequence produced is since (200+36) takes turns iteration.It is specific as follows:
Effective display address of the effective pseudo-random sequence of hyperchaos generation and SDRAM carries out xor operation first, then Then entering the row shifting function of row address, (i.e. by the address arrangement after XOR into 4*4 forms, the first row is constant, below Often row moves to left one successively) then enter again ranks obscure (i.e. by address arrangement into 4*4 forms, last row is constant, other Leu time is to moving down one) so as to completing to show the encryption of address.
6) data after encryption and address, are subjected to caching, i.e., by ping-pong operation, often complete page of data and ground A storage bank is just changed in the collection of location, so that video reaches smooth display.
7), the data after caching and address are correctly operated by VGA control programs, it is included image On VGA.
In the present embodiment, the pixel of the camera used is 300,000, and video shows the resolution ratio for employing 640*480, often The frame frequency of 25 frames of second, RGB565 data transmission format, final display effect sectional drawing such as Fig. 3 of the present embodiment, shown in 4,5.
The specific embodiment of the present invention is described above.It is to be appreciated that the invention is not limited in above-mentioned Particular implementation, those skilled in the art can make various changes and modifications within the scope of the claims, this not shadow Ring the substantive content of the present invention.

Claims (5)

1. a kind of Qi hyperchaos video encryption methods based on FPGA, it is characterised in that ciphering process comprises the following steps:
1) 144 primary keys, are inputted by host computer:Key is transferred to FPGA exploitations by host computer with 16 binary forms On plate;
2), serial ports is sent:By the RS232 serial ports programs compiled in advance on FPGA development boards, make FPGA and host computer mutual Communication, FPGA is allowed to receive the key information from host computer;
3), encryption and decryption presses key control Qi hyperchaos generation pseudo-random sequences:By receiving original key, assigned to Qi hyperchaoses Initial value simultaneously makes Qi hyperchaoses equation generate pseudo-random sequence by button effect, while can be before the primary key according to reception 16 determine that pseudo-random sequence effectively starts iteration wheel number.
4), hyperchaos data flow encryption and decryption operates:Effective pseudo-random sequence of Qi hyperchaos generations and digital camera are gathered The video stream data arrived carries out encryption and decryption operation.
5), hyperchaos shows the operation of address encryption and decryption:By effective pseudo-random sequence of Qi hyperchaos generations with it is effective explicitly Location carries out encryption and decryption operation.
6), SDRAM is cached:Data after encryption and decryption and address are subjected to caching, i.e., by ping-pong operation, often complete one page A storage bank is just changed in the collection of data and address, so that video reaches smooth display.
7), VGA is shown:, by correct VGA control programs, it will be made correctly to show on VGA from the data that SDRSAM is cached Show video.
2. the Qi hyperchaos video encryption methods according to claim 1 based on FPGA, it is characterised in that the step 1 In by host computer input 144 keys, in particular to:The key that uses will be encrypted can be with by the host computer keyboard at PC ends Directly input.
3. the Qi hyperchaos video encryption methods according to claim 1 based on FPGA, it is characterised in that the step 3 Middle encryption and decryption by key control Qi hyperchaos generations pseudo-random sequence, in particular to:
Described Qi hyperchaotic systems are represented with formula (1):
<mrow> <mtable> <mtr> <mtd> <mrow> <msub> <mover> <mi>x</mi> <mo>&amp;CenterDot;</mo> </mover> <mn>1</mn> </msub> <mo>=</mo> <mi>a</mi> <mrow> <mo>(</mo> <msub> <mi>x</mi> <mn>2</mn> </msub> <mo>-</mo> <msub> <mi>x</mi> <mn>1</mn> </msub> <mo>)</mo> </mrow> <mo>+</mo> <msub> <mi>x</mi> <mn>2</mn> </msub> <msub> <mi>x</mi> <mn>3</mn> </msub> <mo>,</mo> </mrow> </mtd> </mtr> <mtr> <mtd> <mrow> <msub> <mover> <mi>x</mi> <mo>&amp;CenterDot;</mo> </mover> <mn>2</mn> </msub> <mo>=</mo> <mi>b</mi> <mrow> <mo>(</mo> <msub> <mi>x</mi> <mn>1</mn> </msub> <mo>+</mo> <msub> <mi>x</mi> <mn>2</mn> </msub> <mo>)</mo> </mrow> <mo>-</mo> <msub> <mi>x</mi> <mn>1</mn> </msub> <msub> <mi>x</mi> <mn>3</mn> </msub> <mo>,</mo> </mrow> </mtd> </mtr> <mtr> <mtd> <mrow> <msub> <mover> <mi>x</mi> <mo>&amp;CenterDot;</mo> </mover> <mn>3</mn> </msub> <mo>=</mo> <mo>-</mo> <msub> <mi>cx</mi> <mn>3</mn> </msub> <mo>-</mo> <msub> <mi>ex</mi> <mn>4</mn> </msub> <mo>+</mo> <msub> <mi>x</mi> <mn>1</mn> </msub> <msub> <mi>x</mi> <mn>2</mn> </msub> <mo>,</mo> </mrow> </mtd> </mtr> <mtr> <mtd> <mrow> <msub> <mover> <mi>x</mi> <mo>&amp;CenterDot;</mo> </mover> <mn>4</mn> </msub> <mo>=</mo> <mo>-</mo> <msub> <mi>dx</mi> <mn>4</mn> </msub> <mo>+</mo> <msub> <mi>fx</mi> <mn>3</mn> </msub> <mo>+</mo> <msub> <mi>x</mi> <mn>1</mn> </msub> <msub> <mi>x</mi> <mn>2</mn> </msub> <mo>.</mo> </mrow> </mtd> </mtr> </mtable> <mo>-</mo> <mo>-</mo> <mo>-</mo> <mrow> <mo>(</mo> <mn>1</mn> <mo>)</mo> </mrow> </mrow>
A, b, c, d, e, f in formula, it is for so that Qi hyperchaotic systems have the control parameter of hyperchaos behavior, x1, x2, x3, x4It is The state variable of hyperchaotic system, the discretization of hyperchaotic system can be realized by Euler methods.
It is represented by for differential equation of first order Euler methods:
τ is the sampling time in formula, and we are realized to the equation after discretization using FPGA, can be obtained by Qi hyperchaos generations Pseudo-random sequence.
4. the Qi hyperchaos video encryption methods according to claim 1 based on FPGA, it is characterised in that the step 4 The operation of middle hyperchaos data flow encryption and decryption, in particular to:The encryption of data is carried out to the video of collection, passes through first 8 of input The video stream data that key collects effective pseudo-random sequence of hyperchaos generation and camera carries out xor operation, followed by Carrying out the row shifting functions of data, (i.e. by the data arrangement after XOR into 4*4 forms, the first row is constant, often going below One is moved to left successively) then enter ranks again and obscure that (i.e. by data arrangement into 4*4 forms, last row is constant, other leus It is secondary to moving down one) so that the purpose that data reach diffusion and obscured, completes the encryption of video data.
5. the Qi hyperchaos video encryption methods according to claim 1 based on FPGA, it is characterised in that the step 5 Middle hyperchaos show the operation of address encryption and decryption, in particular to:Effective display address in SDRAM is encrypted, it is super mixed first The effective pseudo-random sequence of ignorant generation and SDRAM effective display address carry out xor operation, followed by the row for entering row address Shifting function (i.e. by the address arrangement after XOR into 4*4 forms, the first row is constant, and often row below moves to left one successively) Then enter ranks again and obscure (i.e. by address arrangement into 4*4 forms, last row is constant, other leus time to move down one) So as to complete to show the encryption of address.
CN201711006788.7A 2017-10-24 2017-10-24 Qi hyperchaos video encryption methods based on FPGA Pending CN107612676A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201711006788.7A CN107612676A (en) 2017-10-24 2017-10-24 Qi hyperchaos video encryption methods based on FPGA

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201711006788.7A CN107612676A (en) 2017-10-24 2017-10-24 Qi hyperchaos video encryption methods based on FPGA

Publications (1)

Publication Number Publication Date
CN107612676A true CN107612676A (en) 2018-01-19

Family

ID=61080272

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201711006788.7A Pending CN107612676A (en) 2017-10-24 2017-10-24 Qi hyperchaos video encryption methods based on FPGA

Country Status (1)

Country Link
CN (1) CN107612676A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108418673A (en) * 2018-03-15 2018-08-17 天津工业大学 A kind of Internet video encrypted transmission method based on hyperchaos
CN110430447A (en) * 2019-08-09 2019-11-08 广东工业大学 A kind of video encryption method, device, picture pick-up device and readable storage medium storing program for executing
CN111698077A (en) * 2020-06-04 2020-09-22 北京石油化工学院 HEVC video encryption method adopting dynamic integer chaos
CN113890722A (en) * 2021-10-11 2022-01-04 湖南科技大学 Compressible six-dimensional nondegenerate hyperchaotic image security system and method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102123026A (en) * 2011-04-12 2011-07-13 南开大学 Chaos and hyperchaos based two-level video streaming media encryption method
CN102176759A (en) * 2011-02-15 2011-09-07 天津理工大学 Method for encrypting video streaming information based on hyper-chaotic sequence
US8811763B2 (en) * 2007-12-06 2014-08-19 The United States Of America As Represented By The Secretary Of The Army Method and system for producing image frames using quantum properties
CN205545664U (en) * 2016-01-22 2016-08-31 成都航空职业技术学院 Realtime graphic system of encrypting based on FPGA

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8811763B2 (en) * 2007-12-06 2014-08-19 The United States Of America As Represented By The Secretary Of The Army Method and system for producing image frames using quantum properties
CN102176759A (en) * 2011-02-15 2011-09-07 天津理工大学 Method for encrypting video streaming information based on hyper-chaotic sequence
CN102123026A (en) * 2011-04-12 2011-07-13 南开大学 Chaos and hyperchaos based two-level video streaming media encryption method
CN205545664U (en) * 2016-01-22 2016-08-31 成都航空职业技术学院 Realtime graphic system of encrypting based on FPGA

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
ZHENXIN ZHANG 等: "Application of Chaos in Network Video Security", 《HTTPS://LINK.SPRINGER.XILESOU.TOP/CHAPTER/10.1007/978-3-642-16167-4_30》 *
李敬园: "基于FPGA的视频混沌加密技术研究", 《中国优秀硕士学位论文全文数据库 信息科技辑》 *

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108418673A (en) * 2018-03-15 2018-08-17 天津工业大学 A kind of Internet video encrypted transmission method based on hyperchaos
CN110430447A (en) * 2019-08-09 2019-11-08 广东工业大学 A kind of video encryption method, device, picture pick-up device and readable storage medium storing program for executing
CN111698077A (en) * 2020-06-04 2020-09-22 北京石油化工学院 HEVC video encryption method adopting dynamic integer chaos
CN113890722A (en) * 2021-10-11 2022-01-04 湖南科技大学 Compressible six-dimensional nondegenerate hyperchaotic image security system and method
CN113890722B (en) * 2021-10-11 2023-10-24 湖南科技大学 Compressible six-dimensional non-degeneracy hyper-chaotic image confidentiality system and method

Similar Documents

Publication Publication Date Title
Chen et al. Design and FPGA-based realization of a chaotic secure video communication system
CN107612676A (en) Qi hyperchaos video encryption methods based on FPGA
CN101739695B (en) Three-dimensional Arnold mapping-based image grouping encryption method
CN106407824B (en) A kind of image encryption method and device, key stream generating method and key stream generator
CN103281504A (en) Chaotic image encryption method with double-direction diffusion mechanism
CN101902576A (en) Video-encryption camera and encryption method thereof
CN101364171A (en) Dynamic real random number generator
Mulani et al. High-Speed area-efficient implementation of AES algorithm on reconfigurable platform
Cai et al. A novel multi-wing chaotic system with FPGA implementation and application in image encryption
Gafsi et al. Xilinx Zynq FPGA for hardware implementation of a chaos-based cryptosystem for real-time image protection
CN201860384U (en) Video encryption camera
CN109618073A (en) A kind of more figure encryption methods based on Hyperchaotic Chen System
CN114389788B (en) Image encryption algorithm with mixed chaos and block scrambling
CN114117502B (en) Data encryption and decryption method, system, equipment and computer readable storage medium
Wen et al. Triple-image bit-level encryption algorithm based on double cross 2D hyperchaotic map
Sha et al. Low-cost multiclass-image encryption based on compressive sensing and chaotic system
Abbassi et al. Hardware implementation of a robust image cryptosystem using reversible cellular-automata rules and 3-D chaotic systems
CN105117653B (en) A kind of near infrared spectrum data encryption method
Ning et al. Construction of new 5D Hamiltonian conservative hyperchaotic system and its application in image encryption
Luo et al. Cryptanalysis of a chaotic block cryptographic system against template attacks
CN102662483A (en) A method for cloud computing business intelligent terminal users to safely input information
Torres-Huitzil Hardware realization of a lightweight 2D cellular automata-based cipher for image encryption
CN114900325B (en) Federal learning-based privacy set intersection method, system, equipment and medium
Azzaz et al. Design of a New Hardware IP-HLS for Real-Time Image Chaos-Based Encryption
CN104767622A (en) Encryption method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20180119