CN107133429A - A kind of onboard network transmission system and its design method - Google Patents

A kind of onboard network transmission system and its design method Download PDF

Info

Publication number
CN107133429A
CN107133429A CN201710434425.7A CN201710434425A CN107133429A CN 107133429 A CN107133429 A CN 107133429A CN 201710434425 A CN201710434425 A CN 201710434425A CN 107133429 A CN107133429 A CN 107133429A
Authority
CN
China
Prior art keywords
signal connector
port signal
marvell
optical port
power port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710434425.7A
Other languages
Chinese (zh)
Inventor
王玲燕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Zhengzhou Yunhai Information Technology Co Ltd
Original Assignee
Zhengzhou Yunhai Information Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Zhengzhou Yunhai Information Technology Co Ltd filed Critical Zhengzhou Yunhai Information Technology Co Ltd
Priority to CN201710434425.7A priority Critical patent/CN107133429A/en
Publication of CN107133429A publication Critical patent/CN107133429A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00Computer-aided design [CAD]
    • G06F30/30Circuit design
    • G06F30/39Circuit design at the physical level
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/40Bus structure
    • G06F13/4004Coupling between buses
    • G06F13/4009Coupling between buses with data restructuring

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Power Engineering (AREA)
  • Human Computer Interaction (AREA)
  • Connector Housings Or Holding Contact Members (AREA)

Abstract

The invention provides a kind of onboard network transmission system and its design method, the system includes CPU, optical port signal connector, power port signal connector, EEPROM, PHY chip Marvell 3220, and PHY chip and CPU network master control IC are connected by KR buses;Connected between PHY chip and optical port signal connector by TX/RX buses;Connected between PHY chip and power port signal connector by MDI buses.This method comprises the following steps:Setting network controls the position of IC, Marvell 3220, optical port signal connector, power port signal connector on pcb board;Pin annexation is set;Connect up and connect according to annexation schematic diagram.The present invention realizes that same pcb board same position both can support optical port to support power port, it is not necessary to use outer plug-in card, saves in cost, mechanism without independent headspace again, it is to avoid the waste in space.

Description

A kind of onboard network transmission system and its design method
Technical field
The invention mainly relates to network transmission link, more particularly to a kind of onboard network transmission system and its design method.
Background technology
Currently used for the interface of network transmission, it is divided into power port (being represented with " RJ45 ") and optical port (with " SFP+ " come table Show), different clients are different to the demand of optical port and power port, and both can't be substituted.It is either universal at present Server or whole machine cabinet server, both forms all coexist.
If desired optical port can be supported to support power port again, be realized mostly using outer plug-in card.Major technique is in master Plate reserve a neck, it is necessary to support power port just on neck the network interface card of electricity jack, it is necessary to support the network interface card of optical port just slotting optical port. But outer plug-in card takes up space in mechanism design, cost is also high.
Also a solution is using while the network PHY chip of support optical port and power port, separately puts on pcb board Put, this mode does not only take up PCB space, increase cost, the windowing space of mechanism is also taken in addition, the wave in space is caused Take.
The content of the invention
In order to solve the above problems, the invention provides a kind of onboard network transmission system and its design method, utilize The PHY chips of Marvell 3220 devise the location layout of optical port and power port again as transfer chip, so as to realize same One pcb board same position both can support optical port to support power port, it is not necessary to use outer plug-in card, save cost, machine Without independent headspace again on structure, it is to avoid the waste in space.
The present invention uses following technical scheme:
A kind of onboard network transmission system, including CPU, optical port signal connector, power port signal connector, EEPROM, its It is characterised by, in addition to PHY chip Marvell 3220, chip Marvell 3220 and CPU network master control IC total by KR Line is connected;Connected between chip Marvell 3220 and optical port signal connector by TX/RX buses;Chip Marvell 3220 It is connected between power port signal connector by MDI buses;Chip Marvell 3220 is electrically connected with EEPROM.
Further, the SIP that network master control IC KR_TX pins meet chip Marvell 3220 by an electric capacity is inputted End, an electric capacity is provided between chip Marvell 3220 SOP output ends and network master control IC KR_RX pins.
It is preferred that, the electric capacity selects 0.1uf electric capacity.
Further, chip Marvell 3220 SIP inputs are inputted by a capacitance connection optical port signal connector Pin, chip Marvell 3220 SOP output ends connect optical port signal connector output pin, optical port signal by a resistance Connector GND pin is grounded.
A kind of design method of onboard network transmission system, it is characterised in that described method comprises the following steps:
Step 1:Setting network control IC, Marvell 3220, optical port signal connector, power port signal connector are in PCB Position on plate;
Step 2:Optical port signal connector, the pin annexation of power port signal connector are set;
Step 3:According to annexation schematic diagram connection network control IC, Marvell 3220, optical port signal connector, electricity Mouth signal connector.
Further, in step 1, first, network control IC and Marvell 3220 is arranged on to the centre of pcb board;Its It is secondary, optical port signal connector, power port signal connector are divided into two groups, each group includes an optical port signal connector and one Power port signal connector;3rd, the power port connector in each group is arranged on to the edge of pcb board, same group of optical port signal Connector is inside pcb board.
Further, in step 2, the annexation set-up mode of pin is:
1) signal pin of power port signal connector and optical port signal connector staggers and put in same group;
2) GND for being connected the GND of power port signal connector and optical port signal connector radome is shared;
3) the pin position 20 of the radome of optical port signal connector is set to sky.
Further, in step 3, the circuit for controlling to design between IC, Marvell 3220, optical port, power port according to network Principle, controls IC, Marvell 3220, optical port, the remaining pin of power port to be attached according to normal wiring on network.
The beneficial effects of the invention are as follows:
1st, realize that same pcb board card both can support optical port to support power port, meet the demand of different clients, save Save and exploited natural resources, cost is reduced than purchase extrapolation network interface card.
2nd, by being designed for optical port and power port Position Design and pin, onboard optical port and power port shared one are not only realized Individual mechanism design, reduces the exploitation of mechanism mould, saves cost, and reduces PCB size requirement, so as to save PCB cost.
Brief description of the drawings
Fig. 1 is the structure principle chart of present system;
Fig. 2 is the line graph of network master control IC and PHY in present system;
Fig. 3 is network PHY and the line graph of optical port and power port in present system;
Fig. 4 is the flow chart of design method of the present invention;
Fig. 5 is PHY and optical port and the position setting of power port and actual line design sketch;
Fig. 6 is the design principle figure of power port signal connector pin;
Fig. 7 is the design principle figure of optical port signal connector radome pin.
Embodiment
In order that those skilled in the art better understood when, the present invention be realized, below by specific embodiment pair The present invention is described in detail.
A kind of onboard network transmission system as shown in Figure 1, including the connection of CPU, optical port signal connector, power port signal Device, EEPROM, PHY chip Marvell 3220, chip Marvell 3220 and CPU network master control IC are connected by KR buses Connect;Connected between chip Marvell 3220 and optical port signal connector by TX/RX buses;Chip Marvell 3220 and electricity Connected between mouth signal connector by MDI buses;Chip Marvell 3220 is electrically connected with EEPROM.
As shown in Fig. 2 having two-way input and output, network master control IC KR_ between network master control IC and Marvell 3220 TX pins connect chip Marvell 3220 SIP inputs, chip Marvell 3220 SOP by 0.1uf electric capacity 0.1uf electric capacity is also equipped between output end and network master control IC KR_RX pins.
As shown in figure 3, optical port signal connector has two-way input and output, chip Marvell with chip Marvell 3220 3220 SIP inputs are exported by a capacitance connection optical port signal connector input pin, chip Marvell 3220 SOP End connects optical port signal connector output pin, optical port signal connector GND pin ground connection by a resistance.Power port signal is connected Device also has two-way input and output with chip Marvell 3220, is connected respectively to chip Marvell 3,220 two MDI modules On.
As shown in figure 4, the application also proposed a kind of design method of onboard network transmission system, described method includes Following steps:
Step 1:Setting network control IC, Marvell 3220, optical port signal connector, power port signal connector are in PCB Position on plate.The thinking specifically set is:First, network control IC and Marvell3220 is arranged on to the centre of pcb board; Secondly, optical port signal connector, power port signal connector are divided into two groups, each group includes an optical port signal connector and one Individual power port signal connector;3rd, the power port connector in each group is arranged on to the edge of pcb board, same group of optical port letter Number connector is inside pcb board, and it is as shown in Figure 5 that particular location puts relation.
Step 1 set principle be:The connector of optical port is divided into two parts, and a part is signaling interface, another part It is metal cap.Therefore, whole optical port connector is long, and the connector RJ45 of power port is shorter than optical port connector and wide.Will Want the two interfaces carrying out CO-LAY, convenient plug network cable lines, reduce space waste, take the connector of optical port again With the connector of power port in the same horizontal line, optical port signal connector is inside plank, and power port connector is close to edges of boards.
Step 2:Optical port signal connector, the pin annexation of power port signal connector are set.Detailed process is:
1) signal pin of power port signal connector and optical port signal connector staggers and put in same group;
2) GND for being connected the GND of power port signal connector and optical port signal connector radome is shared;
3) the pin position 20 of the radome of optical port signal connector is set to sky.
The whole design idea of step 2 is:
In order to save space, by two CO-LAY interface, stagger before and after signal section and put.When putting, it is found that: The 18 and RJ45 of pin position of SFP+ radome pin position G1 is interfered with each other, the 20 and RJ45 of pin position of SFP+ radome pin position 19 By too near, the risk of short circuit is had during welding.
The 18 and RJ45 of pin position of optical port radome pin position G1 interferes with each other Resolving probiems:
The GND that the two pin position current RJ45 by analysis G1 pin position is RJ45, and the radome of optical port is dry for shielding Disturb to need its all pin position connecing GND points of independent GND and system and open, to carry out CO-LAY by RJ45 GND and optical port The GND that is connected of radome share.Optical port radome pin position 18 and RJ45G1 pin position shares a welding on pcb board card Hole.The problem of interference of the two pin position can thus be solved, as shown in Figure 6.
The 20 and RJ45 of pin position of the radome of optical port pin position 19 is solved by too near problem:
RJ45 pin position 19 is LED control signal, and the pin position 20 of radome is GND, once this pin position short circuit, RJ45 LED light will not work.This problem can't resolve by position movement at present, the risk for also just saying short circuit is can not Eliminate.To solve this problem, the pin position 20 of the radome of optical port is set to sky, GND and other signals are not reconnected. Accordingly even when short circuit nor affects on RJ45 LED function, as shown in Figure 7.
Step 3:The circuit theory for controlling to design between IC, Marvell 3220, optical port, power port according to network, by network Control IC, Marvell 3220, optical port, the remaining pin of power port are attached according to normal wiring.
Although specification and drawings and examples have been carried out detailed description to the invention, this area skill Art personnel should be appreciated that still can modify or equivalent substitution to the invention;And all do not depart from wound of the present invention The technical scheme for the spirit and scope made and its improvement, it is encompassed by among the protection domain of the invention patent.

Claims (8)

1. a kind of onboard network transmission system, including CPU, optical port signal connector, power port signal connector, EEPROM, it is special Levy and be, in addition to PHY chip Marvell 3220, chip Marvell 3220 and CPU network master control IC pass through KR buses Connection;Connected between chip Marvell 3220 and optical port signal connector by TX/RX buses;Chip Marvell 3220 with Connected between power port signal connector by MDI buses;Chip Marvell 3220 is electrically connected with EEPROM.
2. a kind of onboard network transmission system according to claim 1, it is characterised in that network master control IC KR_TX draws Pin connects chip Marvell 3220 SIP inputs, chip Marvell 3220 SOP output ends and network master by an electric capacity An electric capacity is provided between the KR_RX pins for controlling IC.
3. a kind of onboard network transmission system according to claim 2, it is characterised in that the electric capacity selects 0.1uf Electric capacity.
4. a kind of onboard network transmission system according to claim 1 or 2, it is characterised in that chip Marvell 3220 SIP inputs by a capacitance connection optical port signal connector input pin, chip Marvell 3220 SOP output ends are led to Cross resistance connection optical port signal connector output pin, optical port signal connector GND pin ground connection.
5. a kind of design method of onboard network transmission system, it is characterised in that described method comprises the following steps:
Step 1:Setting network control IC, Marvell 3220, optical port signal connector, power port signal connector are on pcb board Position;
Step 2:Optical port signal connector, the pin annexation of power port signal connector are set;
Step 3:According to annexation schematic diagram connection network control IC, Marvell 3220, optical port signal connector, power port letter Number connector.
6. the design method of a kind of onboard network transmission system according to claim 5, it is characterised in that in step 1, first First, network control IC and Marvell 3220 is arranged on to the centre of pcb board;Secondly, by optical port signal connector, power port signal Connector is divided into two groups, and each group includes an optical port signal connector and a power port signal connector;3rd, by each group In power port connector be arranged on the edge of pcb board, same group of optical port signal connector is inside pcb board.
7. the design method of a kind of onboard network transmission system according to claim 6, it is characterised in that in step 2, draw The annexation set-up mode of pin is:
1) signal pin of power port signal connector and optical port signal connector staggers and put in same group;
2) GND for being connected the GND of power port signal connector and optical port signal connector radome is shared;
3) the pin position 20 of optical port signal connector radome is set to sky.
8. the design method of a kind of onboard network transmission system according to claim 7, it is characterised in that in step 3, root The circuit theory for controlling to design between IC, Marvell 3220, optical port, power port according to network, IC, Marvell are controlled by network 3220th, the remaining pin of optical port, power port is attached according to normal wiring.
CN201710434425.7A 2017-06-09 2017-06-09 A kind of onboard network transmission system and its design method Pending CN107133429A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710434425.7A CN107133429A (en) 2017-06-09 2017-06-09 A kind of onboard network transmission system and its design method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710434425.7A CN107133429A (en) 2017-06-09 2017-06-09 A kind of onboard network transmission system and its design method

Publications (1)

Publication Number Publication Date
CN107133429A true CN107133429A (en) 2017-09-05

Family

ID=59734577

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710434425.7A Pending CN107133429A (en) 2017-06-09 2017-06-09 A kind of onboard network transmission system and its design method

Country Status (1)

Country Link
CN (1) CN107133429A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114039939A (en) * 2021-10-25 2022-02-11 北京四方继保工程技术有限公司 Device, FPGA and method for self-adaptive optical-electrical interface

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1674547A (en) * 2005-02-20 2005-09-28 黄炜 Optical/electric interface module space multiplexing method and apparatus used for Ethernet SFP interface
US7255488B1 (en) * 2004-01-15 2007-08-14 Cisco Technology, Inc. Network element connector assembly including stacked electrical and optical connector interfaces
CN101242252A (en) * 2007-02-08 2008-08-13 北京天融信网络安全技术有限公司 Method for realizing dual-link redundancy backup of network device based on Combo interface
CN201878148U (en) * 2010-08-01 2011-06-22 厦门福信光电集成有限公司 Photoelectric converter
CN203851161U (en) * 2014-05-23 2014-09-24 科大智能(合肥)科技有限公司 FPGA-based protocol converter with aggregation function
CN205301904U (en) * 2015-12-25 2016-06-08 深圳深宝电器仪表有限公司 Communication circuit at integrated multiple communication technology intelligence integration terminal
CN106528469A (en) * 2016-10-24 2017-03-22 郑州云海信息技术有限公司 Mainboard

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7255488B1 (en) * 2004-01-15 2007-08-14 Cisco Technology, Inc. Network element connector assembly including stacked electrical and optical connector interfaces
CN1674547A (en) * 2005-02-20 2005-09-28 黄炜 Optical/electric interface module space multiplexing method and apparatus used for Ethernet SFP interface
CN101242252A (en) * 2007-02-08 2008-08-13 北京天融信网络安全技术有限公司 Method for realizing dual-link redundancy backup of network device based on Combo interface
CN201878148U (en) * 2010-08-01 2011-06-22 厦门福信光电集成有限公司 Photoelectric converter
CN203851161U (en) * 2014-05-23 2014-09-24 科大智能(合肥)科技有限公司 FPGA-based protocol converter with aggregation function
CN205301904U (en) * 2015-12-25 2016-06-08 深圳深宝电器仪表有限公司 Communication circuit at integrated multiple communication technology intelligence integration terminal
CN106528469A (en) * 2016-10-24 2017-03-22 郑州云海信息技术有限公司 Mainboard

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114039939A (en) * 2021-10-25 2022-02-11 北京四方继保工程技术有限公司 Device, FPGA and method for self-adaptive optical-electrical interface

Similar Documents

Publication Publication Date Title
US20150049451A1 (en) Perpendicular and Orthogonal Interconnection System and Communications Device
EP3029884A1 (en) Commissioning method, master control board, and service board
CN104767079B (en) A kind of micro coaxial cable connector assembly
US10010007B2 (en) Multi-slot plug-in card
CN108156748A (en) Signal wire when printed circuit board double-sided mounts is fanned out to method and printed circuit board
CN102289253A (en) Communication system and network equipment
CN215773590U (en) Airborne 5G router device
CN107133429A (en) A kind of onboard network transmission system and its design method
CN109792412B (en) Network switch configured to use optical or electrical interfaces
CN107707362A (en) A kind of adapter for supporting 100G networks, structure and method
CN104994040B (en) A kind of Ethernet switch and its multiplexed port method of application
CN109757052A (en) A kind of communications device data signal transmitting apparatus and communication equipment
CN115934436A (en) Optical communication bus test board card
CN216451391U (en) Exchange control device with high reliability and electromagnetic compatibility
CN110704345A (en) PCIE-based high-speed multi-serial-port card system and sending and receiving methods thereof
CN107799946A (en) A kind of attachment structure and connection method for external RJ45 network interfaces
CN108648859A (en) A kind of Ethernet transmission wire rod and Ethernet Transmission system
CN103491458A (en) Wiring-free communication module
CN101217379A (en) A backboard and communication device
CN210807520U (en) Dual-system networking all-in-one machine
CN103595541A (en) Design method for achieving out-of-band management of externally-inserted network cards
WO2016082427A1 (en) Base band unit backplate, base band unit and distributed base station
CN205256685U (en) A controlling means for aircraft passenger compartment interface
CN209462403U (en) A kind of ceramics wireless router
CN220673779U (en) Vehicle-mounted Ethernet simulation device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170905

RJ01 Rejection of invention patent application after publication