CN107122279A - A kind of method by U Boot fast debugging DDR memory grains - Google Patents

A kind of method by U Boot fast debugging DDR memory grains Download PDF

Info

Publication number
CN107122279A
CN107122279A CN201710427214.0A CN201710427214A CN107122279A CN 107122279 A CN107122279 A CN 107122279A CN 201710427214 A CN201710427214 A CN 201710427214A CN 107122279 A CN107122279 A CN 107122279A
Authority
CN
China
Prior art keywords
spd
boot
ddr
data
debugging
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710427214.0A
Other languages
Chinese (zh)
Inventor
卞西晗
张连聘
张雁鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jinan Inspur Hi Tech Investment and Development Co Ltd
Original Assignee
Jinan Inspur Hi Tech Investment and Development Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Jinan Inspur Hi Tech Investment and Development Co Ltd filed Critical Jinan Inspur Hi Tech Investment and Development Co Ltd
Priority to CN201710427214.0A priority Critical patent/CN107122279A/en
Publication of CN107122279A publication Critical patent/CN107122279A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Stored Programmes (AREA)

Abstract

The present invention discloses a kind of method by U Boot fast debugging DDR memory grains, is related to the correlative technology field of internal memory debugging;DDR initialization section codes in U BOOT are modified, the DDR in U BOOT is set to obtain SPD information part, the SPD arrays write are covered to the save location for being substituted into SPD data in the EEPROM read by I2C pointed by spd pointers, without carrying out programming to EEPROM every time, to accelerate debugging speed.

Description

A kind of method by U-Boot fast debugging DDR memory grains
Technical field
The present invention discloses a kind of method by U-Boot fast debugging DDR memory grains, is related to the correlation of internal memory debugging Technical field.
Background technology
DDR is Double Data Rate synchronous DRAM.Strictly speaking DDR should be DDR SDRAM, and people's custom claims It is the memory of synchronous dynamic random-access for DDR.DDR internal memories are developed on the basis of sdram memory, still edge SDRAM production systems are used, therefore for internal memory manufacturer, only the equipment for manufacturing common SDRAM need to slightly be improved, you can real The production of existing DDR internal memories, can effectively reduce cost.
U-Boot, full name Universal Boot Loader, are the open source code projects based on GPL clauses, under being GPL Most complete one general Boot Loader of resource language;Carry out what DDR internal memory pasters particle was debugged by U-Boot at present Method is mainly debugged again by writing parameter and being calculated, and this method needs to be counted by contrasting data handbook Calculate, easily there is error and slow, it is impossible to intuitively debugged, in the SPD data for needing to meet JEDEC standard without Method directly carries out parameter adjustment by JEDEC.
The present invention provides a kind of method by U-Boot fast debugging DDR memory grains, and DDR in U-BOOT is initialized Partial code is improved, and when obtaining SPD information, the SPD arrays write using commissioning staff are replaced program and sought by I2C The EEPROM looked in board obtains SPD information, the method that SPD information is read by I2C is replaced with into SPD arrays, it is therefore an objective to be Raising debugging speed in the debugging U-BOOT that can realize quicklook meets JEDEC standard there is provided intuitively parameter adjustment SPD data.
The content of the invention
The present invention is effectively raised new for providing a kind of method by U-Boot fast debugging DDR memory grains The difficulty of board initial stage of development DDR internal memory pasters particle debugging, accelerates debugging speed.
Concrete scheme proposed by the present invention is:
A kind of method by U-Boot fast debugging DDR memory grains:
DDR initialization sections code in U-BOOT is modified, the DDR in U-BOOT is obtained SPD information part, The SPD arrays write are covered to the preservation position for being substituted into SPD data in the EEPROM read by I2C pointed by spd pointers Put, without carrying out programming to EEPROM every time, to accelerate debugging speed.
The SPD data used in SPD arrays is the SPD data for meeting JEDEC standard, if not meet JEDEC marks Accurate SPD data then writes SPD data again according to standard, and changes overlay length as needed.
The function of reading the SPD data in EEPROM in U-BOOT by I2C is deleted, and adds delay udelay to meet Timing requirements during driving.
In the U-BOOT DDR initialization U-BOOT /driver/ddr/main.c in get_spd positions.
The SPD arrays write are covered by memcpy and are substituted into being read by I2C pointed by spd pointers The save location of SPD data.
Usefulness of the present invention is:
The present invention provides a kind of method by U-Boot fast debugging DDR memory grains:
DDR initialization sections code in U-BOOT is modified, the DDR in U-BOOT is obtained SPD information part, The SPD arrays write are covered to the preservation position for being substituted into SPD data in the EEPROM read by I2C pointed by spd pointers Put;The SPD data according to JEDEC standard editor, and number can directly be used by carrying out DDR initialization debugging by the inventive method According to being array formats, without transcoding, significantly simplify debugging flow, allow commissioning staff directly adjust SPD numerical value without Programming work is carried out to EEPROM every time, debugging speed is accelerated.
Brief description of the drawings
Fig. 1 the inventive method schematic flow sheets.
Embodiment
The present invention provides a kind of method by U-Boot fast debugging DDR memory grains:
DDR initialization sections code in U-BOOT is modified, the DDR in U-BOOT is obtained SPD information part, The SPD arrays write are covered to the preservation position for being substituted into SPD data in the EEPROM read by I2C pointed by spd pointers Put, without carrying out programming to EEPROM every time, to accelerate debugging speed.
With reference to accompanying drawing, the present invention will be further described.
Using the inventive method, U-BOOT /driver/ddr/main.c in get_spd positions, ret is forced 0 is set to, SPD data is saved into array in the form of 16 system arrays, the SPD arrays as write,
The array is covered into the preservation position by the I2C SPD datas read pointed by spd pointers by memcpy again Put, with reference to following example code:
In above method application, in order to tackle timing requirements, it can delete in U-BOOT by I2C readings EEPROM The function of SPD data, and add delay udelay to meet timing requirements during driving;
Meanwhile, the SPD data used in array is the SPD data for meeting JEDEC standard, if not meet JEDEC standard SPD data can then write SPD data again according to relevant criterion, and change overlay length as needed.
It directly can be write to initialize with DDR using SPD data using the inventive method and be debugged, being capable of simple, intuitive Adjustment data, while the inventive method is without using the SPD data in the EEPROM obtained by I2C, the nothing in debugging process Programming EEPROM repeatedly is needed, debug time and cost is significantly saved.

Claims (5)

1. a kind of method by U-Boot fast debugging DDR memory grains, it is characterized in that
DDR initialization sections code in U-BOOT is modified, the DDR in U-BOOT is obtained SPD information part, will compile The SPD arrays covering write is substituted into the save location of SPD data in the EEPROM read by I2C pointed by spd pointers, with Just without carrying out programming to EEPROM every time, debugging speed is accelerated.
2. according to the method described in claim 1, it is characterized in that the SPD data used in SPD arrays is to meet JEDEC The SPD data of standard, if not the SPD data for meeting JEDEC standard then writes SPD data again according to standard, and as needed Change overlay length.
3. method according to claim 1 or 2, it is characterized in that deleting in U-BOOT by the SPD in I2C readings EEPROM The function of data, and add delay udelay to meet timing requirements during driving.
4. method according to claim 3, it is characterized in that in the U-BOOT DDR initialization U-BOOT /driver/ Get_spd positions in ddr/main.c.
5. method according to claim 4, it is characterized in that the SPD arrays write are substituted into by memcpy coverings The save location by the I2C SPD datas read pointed by spd pointers.
CN201710427214.0A 2017-06-08 2017-06-08 A kind of method by U Boot fast debugging DDR memory grains Pending CN107122279A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710427214.0A CN107122279A (en) 2017-06-08 2017-06-08 A kind of method by U Boot fast debugging DDR memory grains

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710427214.0A CN107122279A (en) 2017-06-08 2017-06-08 A kind of method by U Boot fast debugging DDR memory grains

Publications (1)

Publication Number Publication Date
CN107122279A true CN107122279A (en) 2017-09-01

Family

ID=59729278

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710427214.0A Pending CN107122279A (en) 2017-06-08 2017-06-08 A kind of method by U Boot fast debugging DDR memory grains

Country Status (1)

Country Link
CN (1) CN107122279A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107657980A (en) * 2017-10-24 2018-02-02 济南浪潮高新科技投资发展有限公司 A kind of method of the onboard DDR particles of auto-initiation
CN108537044A (en) * 2018-04-10 2018-09-14 济南浪潮高新科技投资发展有限公司 It is a kind of based on the memory of U-Boot from adaptation method, apparatus and system

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102306127A (en) * 2011-08-05 2012-01-04 烽火通信科技股份有限公司 Novel method for identifying and initializing DDRIII (double-data-rate III) memory

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102306127A (en) * 2011-08-05 2012-01-04 烽火通信科技股份有限公司 Novel method for identifying and initializing DDRIII (double-data-rate III) memory

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
佚名: "自己修改SPD小教程", 《太平洋电脑网》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107657980A (en) * 2017-10-24 2018-02-02 济南浪潮高新科技投资发展有限公司 A kind of method of the onboard DDR particles of auto-initiation
CN108537044A (en) * 2018-04-10 2018-09-14 济南浪潮高新科技投资发展有限公司 It is a kind of based on the memory of U-Boot from adaptation method, apparatus and system

Similar Documents

Publication Publication Date Title
US10475516B2 (en) Data storage device and data erasing method wherein after erasing process, predetermined value is written to indicate completion of said erasing method
CN108106964B (en) Method and device for determining gas content of shale
TWI460586B (en) Data storage device and operating method for flash memory
WO2017020647A1 (en) Novel storage-based embedded file system and realization method thereof
KR20150133916A (en) Nonvolatile memory system and operating method of memory controller
KR102396448B1 (en) Nonvolatile memory device and operation method thereof
CN107122279A (en) A kind of method by U Boot fast debugging DDR memory grains
CN110908894B (en) Visual report tool automatic testing method and device based on vuex
CN106528323B (en) A kind of Nand flash data calibration method and system
CN108962304A (en) Storage device and its operating method
CN112817878A (en) System and method for operating memory with dynamically variable attributes
US9171004B2 (en) System and method to respond to a data file deletion instruction
KR100746036B1 (en) Apparatus and method for controlling flash memory
DE68913442D1 (en) Microcomputer with EEPROM.
US20160117146A1 (en) Selecting multimodal elements
CN102520976A (en) Solidifying method of DSP (digital signal processor) program
CN102508757A (en) Serial port debugging realization method of Linux system
TW201939287A (en) Block management method, memory control circuit unit and memory storage apparatus
CN102436428A (en) SD card file management controller based on FPGA
US8285509B2 (en) Method and system of testing electronic device
DE602005005047D1 (en) OPTIMAL POWER CONTROL
US20140059272A1 (en) Data processing system and method for storage
CN106249666B (en) Online parameter adjusting system and method based on digital communication
CN101840520B (en) Intelligent card and method for accessing flash memory of intelligent card
CN105868092A (en) Log file processing method and device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20170901

RJ01 Rejection of invention patent application after publication