CN107064671A - The USB high-speed data acquisitions of power quality problem analog power and alarm - Google Patents
The USB high-speed data acquisitions of power quality problem analog power and alarm Download PDFInfo
- Publication number
- CN107064671A CN107064671A CN201710166692.0A CN201710166692A CN107064671A CN 107064671 A CN107064671 A CN 107064671A CN 201710166692 A CN201710166692 A CN 201710166692A CN 107064671 A CN107064671 A CN 107064671A
- Authority
- CN
- China
- Prior art keywords
- usb
- speed
- alarm
- data
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
-
- G—PHYSICS
- G08—SIGNALLING
- G08B—SIGNALLING OR CALLING SYSTEMS; ORDER TELEGRAPHS; ALARM SYSTEMS
- G08B21/00—Alarms responsive to a single specified undesired or abnormal condition and not otherwise provided for
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Business, Economics & Management (AREA)
- Emergency Management (AREA)
- Power Sources (AREA)
Abstract
A kind of USB high-speed data acquisitions of power quality problem analog power disclosed by the invention and alarm, including the data acquisition module being sequentially connected, Interface Controller and warning device module and high-speed USB communication module, high-speed USB communication module is also connected with PC user control terminal.Solve in existing quality of power supply analog power acquisition system that transmission rate is low, sampling precision is low, poor universality, maintenance and the problem of scaling difficulty.
Description
Technical field
The invention belongs to Power Quality Monitoring Technology field, it is related to a kind of USB of power quality problem analog power at a high speed
Data acquisition and alarm.
Background technology
Electric energy plays effect of crucial importance in current production and life, and its level of application is a national development level
One of outstanding feature.With the development of science and technology and national economy, the demand to electric energy increasingly increases, while to electric energy
The requirement of quality also more and more higher, the quality of the quality of power supply is directly related to the overall benefit of national economy.Therefore, the quality of power supply
Problem is of increased attention, and Power Quality Detection, analysis and the research of control technology have turned into power train and commanded
The focus in domain.The final purpose of the research quality of power supply is to solve influence of the quality of power supply to user.The mould of power quality problem
Intend providing reliable laboratory facilities and foundation with monitoring for the final power quality problem that solves, constitute utility power quality control
Basis, therefore, sets up power quality problem simulation and electrical energy power quality disturbance is simulated, detected, is assessed with monitoring system and is divided
Class has higher theoretical research value and actual application value.Data acquisition is the monitoring of quality of power supply analog power with transmission
Major technique is supported, and the acquisition precision of data collecting system directly affects the monitoring accuracy of power quality problem, data transfer
Speed and correctness influence gathered data transmission correctness, so as to influence analysis and the treatment Countermeasures of data.In addition, report
The design of alert device is also essential device in power quality problem monitoring, Primary Stage Data gather and data transfer it is correct
Whether the degree of accuracy of alarm performance is directly affected.
Currently, power quality data harvester mainly uses single chip computer architecture, and these instrument performances are single, general
Property and autgmentability are poor, develop and safeguard relative complex, and the requirement in market can not be met.
The content of the invention
It is an object of the invention to provide a kind of USB high-speed data acquisitions of power quality problem analog power and alarm,
Solve in existing quality of power supply analog power acquisition system that transmission rate is low, sampling precision is low, poor universality, maintenance and upgrading it is tired
Difficult the problem of.
The technical solution adopted in the present invention is that the USB high-speed data acquisitions of power quality problem analog power are with alarming
Device, including data acquisition module, Interface Controller and the warning device module and high-speed USB communication module being sequentially connected, high speed USB
Communication module is also connected with PC user control terminal.
The features of the present invention is also resided in,
The structure of data acquisition module, includes pretreatment circuit, system power supply and the ARM chips of some interconnections, in advance
Process circuit is connected with ARM chips, and the structure of ARM chips includes some A/D modular converters and one is connected with A/D modular converters
The SPI interface connect, the data after A/D is changed are sent by SPI interface.
Pretreatment circuit is 12 tunnels, it is therefore intended that 12 road analog power data of processing；Lead between system power supply and ARM chips
The A/D modular converters crossed in wire connection, ARM are responsible for data acquisition, and SPI interface is used for and Interface Controller and warning device module
Between communication.
Interface Controller and warning device module, its structure include the fpga chip and chip configuration circuit being connected with each other,
Fpga chip and LED drive circuit and LED circuit pass sequentially through wire connection, and fpga chip is also electric with MP3 decoding circuit, power amplifier
Road and warning device are sequentially connected by wire, and fpga chip is connected with SD card circuit by wire.
The I/O interfaces of fpga chip are sequentially connected with LED drive circuit and LED circuit, the SPI1 interfaces in fpga chip
It is connected with SD card circuit, the SPI2 interfaces in fpga chip are connected with MP3 decoding circuit.
High-speed USB communication module, including the USB chips and storage circuit linked together by wire.
PC user control terminal, is connected by USB interface and high-speed USB communication module, and the data received pass through figure
Shape human-computer interaction interface is shown, is divided on its graphical human-computer interaction interface：Show analog power data storage, mould
Plan power data is shown, parameter is transmitted and four different viewing areas of alarm lamp.
Communicated between Interface Controller and warning device module and high-speed USB communication module using high-speed parallel port.
High-speed USB communication is carried out by USB interface between high-speed USB communication module and PC user control terminal, at a high speed
Usb communication module is set to synchronous Slave fifo modes, is transmitted using block, speed communication mode.
The design interface pattern of Interface Controller and warning device module is Slave fifo modes, mainly realizes FPGA controls
The data exchange of module and high-speed data communication module.
The beneficial effects of the invention are as follows：Highly versatile, builds and easy to maintenance, data acquisition module and control module use
SPI serial line interfaces enter row data communication, and Interface Controller and warning device use Parallel Interface Communication with high-speed USB communication module, at a high speed
Usb communication module enters row data communication with PC end application using high speed USB, and message transmission rate is fast, and reliability is high,
And real-time is good, alarm linkage is timely.
Brief description of the drawings
Fig. 1 is the overall system architecture schematic diagram of invention data acquisition and alarm；
Fig. 2 is the structure chart of the data acquisition module of data acquisition of the present invention and alarm；
Fig. 3 is the Interface Controller and the structure chart of warning device of data acquisition of the present invention and alarm；
Fig. 4 is the structure chart of the high-speed USB communication module of data acquisition of the present invention and alarm；
Fig. 5 is the PC user control terminal functional framework figure of data acquisition of the present invention and alarm.
In figure, 1. data acquisition modules, 2. Interface Controllers and warning device module, 3. high-speed USB communication modules, 4.PC machines
User control terminal, 5.ARM chips, 6. pretreatment circuits, 7. system power supplies, 8.FPGA chips, 9. chip configuration circuits,
10.SD card circuits, 11.MP3 decoding circuits, 12. power amplifiers, 13. warning devices, 14.LED drive circuits, 15.LED circuits,
16.USB chips, 17. storage circuits.
Embodiment
The present invention is described in detail with reference to the accompanying drawings and detailed description.
The USB high-speed data acquisitions of power quality problem analog power of the present invention and alarm, are included successively as shown in Figure 1
Data acquisition module 1, Interface Controller and the warning device module 2 and high-speed USB communication module 3 of connection, high-speed USB communication module
3 are also connected with PC user control terminal 4；
Wherein, the structure of data acquisition module 1, as shown in Fig. 2 pretreatment circuit 6, system including some interconnections
Power supply 7 and ARM chips 5, pretreatment circuit 6 are connected with ARM chips 5, the structures of ARM chips 5 including some A/D modular converters with
One SPI interface for being connected with A/D modular converters, the data after A/D is changed are sent by SPI interface.
Pretreatment circuit 6 is 12 tunnels, it is therefore intended that 12 road analog power data of processing；System power supply 7 and ARM chips 5 it
Between connected by wire, the A/D modular converters in ARM are responsible for data acquisition, and SPI interface is used for and Interface Controller and warning device
Communication between 2.
Interface Controller and warning device 2, its structure are as shown in figure 3, fpga chip 8 and chip configuration including interconnection
Circuit 9, fpga chip 8 and LED drive circuit 14 and LED circuit 15 pass sequentially through wire connection, and fpga chip 8 is also solved with MP3
Code circuit 11, power amplifier 12 and warning device 13 are sequentially connected by wire, and fpga chip 8 passes through wire with SD card circuit 10
Connection,
The I/O interfaces of fpga chip 8 are sequentially connected with LED drive circuit 14 and LED circuit 15,
SPI1 interfaces in fpga chip 8 are connected with SD card circuit 10,
SPI2 interfaces in fpga chip 8 are connected with MP3 decoding circuit 11.
High-speed USB communication module 3, including the USB chips 16 and storage circuit 17 linked together by wire,
PC user control terminal 4, is connected by USB interface and high-speed USB communication module 3, and the data received pass through
Graphical human-computer interaction interface is shown, is divided on its graphical human-computer interaction interface：Display analog power data storage,
Analog power data display, parameter transmission and four different viewing areas of alarm lamp.
In the device of the present invention, the communication mode between modules is：
Communicated between SPI interface and in 28 SPI0 interfaces in 5 in data acquisition module 1 by SPI0,
The SPI1 that fpga chip 8 passes through communicates with SD card circuit 10,
Fpga chip 8 is communicated by SPI2 interfaces with MP3 decoding circuit 11.
Communicated between Interface Controller and warning device module 2 and high-speed USB communication module 3 by high-speed parallel port, high speed USB
High-speed USB communication is carried out by USB interface between communication module 3 and PC user control terminal 4.
Data acquisition module 1 communicates with Interface Controller and warning device module 2, main to realize data collecting module collected
Data control module and warning device module are transferred to by SPI communication mode, mainly realize that data acquisition and SPI are logical
Letter.
Communicated between Interface Controller and warning device module 2 and high-speed USB communication module 3 using high-speed parallel port, high speed number
Synchronous Slave fifo modes are set to according to communication module, are transmitted using block, speed communication mode；Equally, control module is designed
Interface modes are Slave fifo modes, and the interface modes transmission rate is up to 96MB/s.It is main realize FPGA control modules with
The data exchange of high-speed data communication module.
The USB high-speed data acquisitions of power quality problem analog power and alarm system, the data letter of its whole system
Number transmission and the course of work, as shown in figure 1, data acquisition module 1 completes the data acquisition to analog power, pass through SPI0 interfaces
Control interface and warning device module are transferred to, Interface Controller and warning device module 2 receive the data that SPI0 is sent, first
By FIFO inside data deposit FPGA, it is filled with after FIFO, reads and 2 FIFO are set inside the data in FIFO, FPGA, carry out table tennis
Pang operation, it is ensured that data transfer continuity and data integrity.Set FIFO another purpose be pair or clock zone place
Reason, SPI communication speed is for high-speed USB communication, and transmission rate is relatively low, therefore, it is necessary to enter line number using FIFO
According to caching, loss of data phenomenon otherwise occurs.The data read in FIFO are transmitted by high speed Slave FIFO high-speed interfaces
High-speed USB communication module is given, PC user control terminal 4 is then transferred data to by USB interface, PC user's control is whole
Hold and the data received are shown, stored, are handled, are analyzed, command adapted thereto is sent by USB interface, complete data exchange.
Illustrate the function, the course of work and its main composition situation of each module separately below：
Data acquisition module 1 can carry out data acquisition to multi-channel analog power supply signal, and sampling precision is 12bit, sampling frequency
Rate is up to 500kHz, and after being acquired to analog power supply signal, data are sent out by SPI interface for sampling channel up to 12 tunnels
Give Interface Controller and warning device module 2；Interface Controller and warning device module 2 receive the gathered data that SPI is sent, to subtract
It is few metastable issues occur across clock, row clock synchronization is entered using two-stage sampling method, because SPI is in the difference of usb communication speed
Property, data buffer storage is carried out using FIFO inside FPGA, in addition, the real-time transmission to ensure gathered data, using individual FIFO
Ping-pong operation is carried out, so, the real-time of data transfer had both been can guarantee that, and asynchronous clock communication issue can have been solved again, simultaneously, it is ensured that
The integrality of transmission data；The data read from FIFO are transferred to high-speed USB communication by Slave FIFO high-speed interfaces
Module 3；High-speed USB communication module 3 receives and buffering area is stored in after gathered data, often receives the data of 512 bytes, automatically by number
According to transmitting to PC user control terminal 4；PC user control terminal 4 calculates message transmission rate, and data are carried out
Storage, shows, analysis, according to the power supply signal threshold value of setting, judges whether to start warning device, instruction is issued by USB
To high-speed USB communication module 3, director data is sent to interface by high-speed USB communication module 3 by high speed Slave fifo interfaces
Control and warning device module 2, the 2 pairs of instructions of Interface Controller and warning device module judge, more than the analog power of threshold value,
Corresponding alarm lamp is bright, meanwhile, carry out corresponding audio alert.
The present invention constructs universal embedded system, including data acquisition module 1, interface based on two processors
Control and warning device module 2, high-speed USB communication module 3, PC user control terminal 4.Interconnected between each module, realize mould
Intend the collection of power information, handle, encode, reporting and the response of acousto-optic-electric interlink warning, a kind of electric energy matter is constituted by combining
The USB high-speed data acquisitions of amount problem analog power and alarm.
Four modules divide clear with matcher function, simple in construction, highly versatile, with sampling channel is more, sampling
The characteristics of precision is high, sampling rate is fast, transmission rate is fast, transmission error rates are low, and obtained with user terminal communication real-time
Ensure.In addition, the warning device can realize 12 kinds of audio alerts, 12 LED alarm lamps are corresponded to respectively, can conveniently be judged
Which analoglike power supply exceedes threshold value.
The A/D that the use ARM chips of the present invention are carried replaces common A/D chip, can both realize to 12 road analog power letters
Number collection, high speed SPI interface can be provided again, programming is convenient；Master controller uses fpga chip, it is possible to provide high-speed i/o interface,
FPGA parallel maneuverability improves processing speed, and operational efficiency is high；Row data communication is entered using high-speed USB communication and PC,
Plug is convenient, and real-time is good, and transmission rate is fast；PC application program is write using Labview, programming is convenient, it is easy to manipulate.
Beneficial effects of the present invention are：
(1) highly versatile, build with it is easy to maintenance；Constructed based on processor and corresponding program code a set of general
Type embedded system and a PC control terminal, it is main to include 4 modules, be respectively：Data acquisition module, Interface Controller and
Warning device, high-speed USB communication module, PC user control terminal.Modules can as needed work independently or combine work
Make, if system goes wrong, it is easy to orientation problem.
(2) patent of the present invention is needed to three road input voltages, three road input currents, three road output voltages, three tunnels output electricity
The road analog powers of Liu Gong 12 are acquired, and realize 12 circuit-switched data acquisition channels.
(3) data acquisition module enters row data communication, Interface Controller and alarm dress with control module using SPI serial line interfaces
Put and use Parallel Interface Communication with high-speed USB communication module, high-speed USB communication module uses high speed USB with PC end application
Enter row data communication, message transmission rate is fast, and reliability is high.
(4) real-time is good, and alarm linkage is timely.PC terminal transmits data using USB communication protocol, and transmission rate is high,
Hot plug is supported, using conveniently, the real-time of terminal communication is protected.
(5) audio alert content and alarm lamp are supported；12 kinds of different phonetic alarms can be achieved, are indicated according to different
Lamp, judgement is that 12 road Zhong Na roads analog powers exceed given threshold, speech play difference alarm sound.
Claims (10)
1. the USB high-speed data acquisitions of power quality problem analog power and alarm, it is characterised in that including what is be sequentially connected
Data acquisition module (1), Interface Controller and warning device module (2) and high-speed USB communication module (3), described high speed USB lead to
Letter module (3) is also connected with PC user control terminal (4).
2. USB high-speed data acquisitions and the alarm of power quality problem analog power according to claim 1, its feature
It is that the structure of described data acquisition module (1) includes pretreatment circuit (6), the system power supply (7) of some interconnections
With ARM chips (5), described pretreatment circuit (6) is connected with ARM chips (5), described ARM chips (5) if structure include
Dry A/D modular converters and a SPI interface being connected with A/D modular converters, the data after A/D is changed pass through SPI interface
Send.
3. USB high-speed data acquisitions and the alarm of power quality problem analog power according to claim 2, its feature
It is, described pretreatment circuit (6) is 12 tunnels, it is therefore intended that 12 road analog power data of processing；Described system power supply (7)
Connected between ARM chips (5) by wire, the A/D modular converters in ARM are responsible for data acquisition, SPI interface is used for and interface
Communication between control and warning device module (2).
4. USB high-speed data acquisitions and the alarm of power quality problem analog power according to claim 1, described
Interface Controller and warning device module (2), its structure include the fpga chip (8) and chip configuration circuit (9) being connected with each other, institute
The fpga chip (8) and LED drive circuit (14) and LED circuit (15) stated pass sequentially through wire connection, described fpga chip
(8) also it is sequentially connected with MP3 decoding circuit (11), power amplifier (12) and warning device (13) by wire, described FPGA
Chip (8) is connected with SD card circuit (10) by wire.
5. USB high-speed data acquisitions and the alarm of power quality problem analog power according to claim 4, its feature
It is, the I/O interfaces of described fpga chip (8) are sequentially connected with LED drive circuit (14) and LED circuit (15), described
SPI1 interfaces in fpga chip (8) are connected with SD card circuit (10), SPI2 interfaces and MP3 in described fpga chip (8)
Decoding circuit (11) is connected.
6. USB high-speed data acquisitions and the alarm of power quality problem analog power according to claim 1, its feature
It is, described high-speed USB communication module (3), including the USB chips (16) and storage circuit linked together by wire
(17)。
7. USB high-speed data acquisitions and the alarm of a kind of power quality problem analog power according to claim 1, its
It is characterised by, described PC user control terminal (4), is connected by USB interface and described high-speed USB communication module (3),
The data received, are shown by graphical human-computer interaction interface, are divided on its graphical human-computer interaction interface：Display
Analog power data storage, analog power data display, parameter transmission and four different viewing areas of alarm lamp.
8. USB high-speed data acquisitions and the alarm of a kind of power quality problem analog power according to claim 1, its
It is characterised by, high-speed parallel port is used between described Interface Controller and warning device module (2) and high-speed USB communication module (3)
Communication.
9. USB high-speed data acquisitions and the alarm of a kind of power quality problem analog power according to claim 1, its
It is characterised by, is carried out at a high speed by USB interface between described high-speed USB communication module (3) and PC user control terminal (4)
Usb communication, high-speed USB communication module (3) is set to synchronous Slave fifo modes, is transmitted using block, speed communication mode.
10. USB high-speed data acquisitions and the alarm of a kind of power quality problem analog power according to claim 1,
Characterized in that, described Interface Controller and the design interface pattern of warning device module (2) are Slave fifo modes, mainly
Realize the data exchange of FPGA control modules and high-speed data communication module.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710166692.0A CN107064671A (en) | 2017-03-20 | 2017-03-20 | The USB high-speed data acquisitions of power quality problem analog power and alarm |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710166692.0A CN107064671A (en) | 2017-03-20 | 2017-03-20 | The USB high-speed data acquisitions of power quality problem analog power and alarm |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN107064671A true CN107064671A (en) | 2017-08-18 |
Family
ID=59620261
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710166692.0A Pending CN107064671A (en) | 2017-03-20 | 2017-03-20 | The USB high-speed data acquisitions of power quality problem analog power and alarm |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN107064671A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102759675A (en) * | 2012-07-27 | 2012-10-31 | 深圳市中电软件有限公司 | On-line electric energy quality monitoring device |
| CN203178389U (en) * | 2013-04-25 | 2013-09-04 | 国家电网公司 | Electric energy quality monitoring device based on AD7606 high-speed multichannel sampling |
| CN203324985U (en) * | 2013-07-02 | 2013-12-04 | 南京信息工程大学 | USB (Universal Serial Bus) 2.0 and FPGA (Field Programmable Gate Array)-based high-speed data acquisition system |
| CN103678728A (en) * | 2013-11-25 | 2014-03-26 | 北京航空航天大学 | High-speed data recording system based on FPGA+DSP framework and establishment method thereof |
| CN205750397U (en) * | 2016-05-13 | 2016-11-30 | 天津光电通信技术有限公司 | A kind of high speed data acquisition system based on ARM single-chip microcomputer |
| CN205942312U (en) * | 2016-06-01 | 2017-02-08 | 中国地质大学（武汉） | Signal pickup assembly based on FPGA |
-
2017
- 2017-03-20 CN CN201710166692.0A patent/CN107064671A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102759675A (en) * | 2012-07-27 | 2012-10-31 | 深圳市中电软件有限公司 | On-line electric energy quality monitoring device |
| CN203178389U (en) * | 2013-04-25 | 2013-09-04 | 国家电网公司 | Electric energy quality monitoring device based on AD7606 high-speed multichannel sampling |
| CN203324985U (en) * | 2013-07-02 | 2013-12-04 | 南京信息工程大学 | USB (Universal Serial Bus) 2.0 and FPGA (Field Programmable Gate Array)-based high-speed data acquisition system |
| CN103678728A (en) * | 2013-11-25 | 2014-03-26 | 北京航空航天大学 | High-speed data recording system based on FPGA+DSP framework and establishment method thereof |
| CN205750397U (en) * | 2016-05-13 | 2016-11-30 | 天津光电通信技术有限公司 | A kind of high speed data acquisition system based on ARM single-chip microcomputer |
| CN205942312U (en) * | 2016-06-01 | 2017-02-08 | 中国地质大学（武汉） | Signal pickup assembly based on FPGA |
Non-Patent Citations (1)
| Title |
|---|
| 邓睿 等: "基于FPGA与USB2.0的数据采集和传输系统设计", 《贵州师范学院学报》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105357070A (en) | FPGA-based ARINC818 bus analysis and test apparatus | |
| CN203480022U (en) | Super-high speed general radar signal processing board | |
| CN102508467B (en) | Online monitoring system of switch equipment based on DSP (Digital Signal Processor) and FPGA (Field Programmable Gate Array) | |
| CN104376884A (en) | Portable reactivity meter for carrying out full measuring range automatic monitoring on reactor signal, and reactivity correction method | |
| CN102735331A (en) | Network node of wireless sensor with on-sheet processing capability | |
| CN103092119B (en) | A kind of bus state supervision method based on FPGA | |
| CN103308828A (en) | Partial discharge electro-acoustic signals synchronous monitoring device for CPLD (complex programmable logic device)-based transformer | |
| CN104360188A (en) | Testing device for telemetry system | |
| CN202632518U (en) | Pollutant source monitoring data acquisition and transmission instrument | |
| CN210719207U (en) | Test system of inertial navigation equipment | |
| CN105629072A (en) | System for measuring multiplex resistance | |
| CN106647515A (en) | Handheld virtual loop tester | |
| CN107064671A (en) | The USB high-speed data acquisitions of power quality problem analog power and alarm | |
| CN106094630A (en) | A kind of rail vehicle debugging signal automatic acquisition device | |
| CN207991687U (en) | Vibration analyzer | |
| CN207780112U (en) | A kind of artificial intelligence electric energy meter for simulating field failure | |
| CN102244385A (en) | DVR (dynamic voltage restorer) control system based on DSP (digital signal processor) chip and FPGA (field programmable gate array) chip | |
| CN205507613U (en) | Computer motherboard of double cell power supply | |
| CN202677161U (en) | Measurement and control apparatus based on Zigbee wireless communication | |
| CN204406391U (en) | A kind of data of optical fiber gyroscope R-T unit based on SPI | |
| CN106779440A (en) | A kind of intelligent public lavatory management system | |
| CN203165198U (en) | Multi-channel synchronous oceanographic data acquisition system | |
| CN206804750U (en) | New Electric Quality Monitoring | |
| CN202995341U (en) | A signal collection device for digital values and analog values | |
| CN203299333U (en) | Transformer partial discharge electro-acoustic signal synchronous monitoring apparatus based on CPLD (Complex Programmable Logic Device) |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170818 |
|
| RJ01 | Rejection of invention patent application after publication |