CN106991062A - A kind of device of the SRIO interface solid hard disks based on server CPU - Google Patents
A kind of device of the SRIO interface solid hard disks based on server CPU Download PDFInfo
- Publication number
- CN106991062A CN106991062A CN201710240134.4A CN201710240134A CN106991062A CN 106991062 A CN106991062 A CN 106991062A CN 201710240134 A CN201710240134 A CN 201710240134A CN 106991062 A CN106991062 A CN 106991062A
- Authority
- CN
- China
- Prior art keywords
- srio
- server
- server cpu
- pcie
- bridge pieces
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
- G06F13/102—Program control for peripheral devices where the programme performs an interfacing function, e.g. device driver
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
The present invention discloses a kind of device of the SRIO interface solid hard disks based on server CPU, is related to electronic applications, and its structure mainly includes server CPU, SRIO/PCIe conversion chip, server PCH bridge pieces, DDR4 cachings（DDR4 SRAM）With mSATA SSD storage arrays；External SRIO interfaces are realized by the server CPU external IDT SRIO/PCIe conversion chips TSI721 of the interfaces of PCIe X 4；Server CPU is again by 8 mSATA SSD storage arrays of the plug-in management of server PCH bridge pieces (C606/C608), to reach the SRIO interface solid hard disks of High rate and large capacity.Hardware circuit design of the present invention is simple, it is only necessary to which design server CPU peripheral circuits, cost is not high；With the features such as read-write speed is high, memory capacity is big, cost is low, shock resistance is strong.
Description
Technical field
The present invention relates to electronic applications, the dress of specifically a kind of SRIO interface solid hard disks based on server CPU
Put.
Background technology
With continuing to develop for high performance embedded system, interconnection structure is to bandwidth, cost, flexibility between chip chamber and plate
And the requirement more and more higher of reliability.Traditional interconnection mode, such as processor bus, pci bus and Ethernet, are all difficult to meet
New demand.
The limitation of demand and traditional interconnection mode for embedded system, has formulated RapidIO standards, the standard
Have the following characteristics that：Suitable for high speed interconnection applications in embedded system machine frame；Simplify agreement and flow-control mechanism, restricted software is multiple
Miscellaneous degree so that error correction retransmission mechanism or even whole protocol stack are easy to be realized with hardware；Packing efficiency is improved, reduces propagation delay time；
Pin is reduced, cost is reduced；Simplify the realization of exchange chip, it is to avoid the Packet type parsing in exchange chip；Layered protocol structure,
Support a variety of transmission modes, support multiple physical layers technology, flexibly and be easy to extension.
SRIO interfaces are that the serial RapidIO for connecting application towards serial backplane, DSP and associated serial datum plane connects
Mouthful.These above-mentioned features possessed based on SRIO, are designed as SRIO interfaces, be conveniently mounted to SRIO interfaces is by SSD
System gets on.
The content of the invention
The demand and weak point that the present invention develops for current technology connect there is provided a kind of SRIO based on server CPU
The device of mouth solid state hard disc.
A kind of device of SRIO interface solid hard disks based on server CPU of the present invention, solves above-mentioned technical problem
The technical scheme of use is as follows：The device of the SRIO interface solid hard disks based on server CPU, its structure mainly includes clothes
Business device CPU, SRIO/PCIe conversion chip, server PCH bridge pieces, DDR4 cachings（DDR4 SRAM）Battle array is stored with mSATA SSD
Row；
Wherein, the server CPU is provided with respective peripheral circuit, the server CPU external SRIO/PCIe of PCIe X4 interfaces
Conversion chip realizes external SRIO interfaces, and server CPU is connected with DDR4 cachings, and the data received are temporarily stored in into DDR4 cachings
In；
Meanwhile, the server CPU is connected interaction with server PCH bridge pieces, and data can be sent to server from DDR4 cachings
PCH bridge pieces；The plug-in management mSATA SSD storage arrays of server PCH bridge pieces, are connect with the SRIO for reaching High rate and large capacity
Mouth solid state hard disc.
It is preferred that, the SRIO/PCIe conversion chips use SRIO/PCIe conversion chips TSI721.
It is preferred that, the server PCH bridge pieces use C606/C608 PCH bridge pieces.
It is preferred that, the server CPU being capable of plug-in 8 mSATA SSD storages of management by C606/C608 PCH bridge pieces
Array.
A kind of device of SRIO interface solid hard disks based on server CPU of the present invention, has compared with prior art
Some beneficial effects are：The present invention is realized external by the server CPU external SRIO/PCIe conversion chips of the interfaces of PCIe X 4
SRIO interfaces；Server CPU by the multiple mSATA SSD storage arrays of the plug-in management of server PCH bridge pieces, can reach height again
The SRIO interface solid hard disks of speed Large Copacity；Hardware circuit design is simple, it is only necessary to design server CPU peripheral circuits, into
This is not high；With the features such as read-write speed is high, memory capacity is big, cost is low, shock resistance is strong, have broad application prospects.
Brief description of the drawings
Accompanying drawing 1 is the schematic block diagram of the device of the SRIO interface solid hard disks based on server CPU.
Embodiment
For the object, technical solutions and advantages of the present invention are more clearly understood, below in conjunction with specific embodiment, to this hair
A kind of device of bright SRIO interface solid hard disks based on server CPU is further described.
For traditional communication interconnection architecture, it is difficult to meet reliable requirement at a high speed, the present invention proposes a kind of based on clothes
The device of business device CPU SRIO interface solid hard disks, passes through the server CPU external IDT SRIO/PCIe of the interfaces of PCIe X 4
Conversion chip TSI721 realizes external SRIO interfaces；Server CPU passes through server PCH bridge pieces (C606/C608) outer hanging tube again
8 mSATA SSD storage arrays are managed, to reach the SRIO interface solid hard disks of High rate and large capacity.The design has read-write speed
The features such as rate is high, memory capacity is big, cost is low, shock resistance is strong, has broad application prospects.
Embodiment：
The device of SRIO interface solid hard disks based on server CPU described in the present embodiment, as shown in Figure 1, its concrete structure
Including server CPU, SRIO/PCIe conversion chip, server PCH bridge pieces, DDR4 cachings（DDR4 SRAM）With mSATA SSD
Storage array；
Wherein, the server CPU is provided with respective peripheral circuit, the server CPU external SRIO/PCIe of PCIe X4 interfaces
Conversion chip realizes external SRIO interfaces, and server CPU is connected with DDR4 cachings, and the data received are temporarily stored in into DDR4 cachings
In；
Meanwhile, the server CPU is connected interaction with server PCH bridge pieces, and data can be sent to server from DDR4 cachings
PCH bridge pieces；The plug-in management mSATA SSD storage arrays of server PCH bridge pieces, are connect with the SRIO for reaching High rate and large capacity
Mouth solid state hard disc.
Also, in the case where system has higher rate requirement, the server CPU can be according to PCIe X4 interfaces
The external multiple SRIO/PCIe interface conversions chips of number.
As shown in Figure 1, in the device of SRIO interface solid hard disks described in the present embodiment, the SRIO/PCIe changes core
Piece uses SRIO/PCIe conversion chip TSI721, and external SRIO X4 interfaces are realized by SRIO/PCIe conversion chips TSI721,
And speed can reach 2.5Gbps.
As shown in Figure 1, the server PCH bridge pieces use C606/C608 PCH bridge pieces, the C606/C608 PCH
Bridge piece could support up 8 interfaces of SATA 2.0 of extension, then server CPU can be outer by server PCH bridge pieces (C606/C608)
Hanging tube manages 8 mSATA SSD storage arrays.
Or, in the case where system has higher rate requirement, the SRIO interface solid hard disks based on server CPU
Device, can change support SATA 3.0 server PCH bridge pieces.
Pass through the device of the SRIO interface solid hard disks based on server CPU described in the present embodiment so that solid state hard disc energy
Enough interacted by SRIO X4 with the external world；By SRIO/PCIe conversion chips TSI721 by SRIO X4（Single lane supports 2.5Gbps）
Then the data transfer received keeps in DDR4 cachings, then delay data from DDR4 by way of DMA to server CPU
Deposit and be sent to server PCH bridge pieces, server PCH bridge pieces could support up 8 SATA 2.0 of extension（3Gbps）Interface, data are led to
Cross this 8 extension mouth storages and arrive mSATA SSD storage arrays, memory capacity depends on single mSATA capacity.
Understand, the device of the SRIO interface solid hard disks of the present invention based on server CPU, server CPU is run in itself
Operating system, carries PCIe drivings, and PCIe drivings need not be developed；Design server CPU peripheral circuit is only needed, then originally
Invention realizes high-capacity and high-speed rate SRIO design Storages by simple hardware circuit.
Above-mentioned embodiment is only the specific case of the present invention, and scope of patent protection of the invention includes but is not limited to
Above-mentioned embodiment, any person of an ordinary skill in the technical field that meet claims of the present invention and any
The appropriate change or replacement done to it, should all fall into the scope of patent protection of the present invention.
Claims (5)
1. a kind of message IP address match circuit, it is characterised in that its structure mainly includes server CPU, SRIO/PCIe and turned
Change chip, server PCH bridge pieces, DDR4 cachings（DDR4 SRAM）With mSATA SSD storage arrays；
Wherein, the server CPU is provided with respective peripheral circuit, the server CPU external SRIO/PCIe of PCIe X4 interfaces
Conversion chip realizes external SRIO interfaces, and server CPU is connected with DDR4 cachings, and the data received are temporarily stored in into DDR4 cachings
In；
Meanwhile, the server CPU is connected interaction with server PCH bridge pieces, and data can be sent to server from DDR4 cachings
PCH bridge pieces；The plug-in management mSATA SSD storage arrays of server PCH bridge pieces, are connect with the SRIO for reaching High rate and large capacity
Mouth solid state hard disc.
2. a kind of message IP address match circuit according to claim 1, it is characterised in that the SRIO/PCIe changes core
Piece uses SRIO/PCIe conversion chips TSI721.
3. a kind of message IP address match circuit according to claim 2, it is characterised in that the server PCH bridge pieces are adopted
With C606/C608 PCH bridge pieces.
4. a kind of message IP address match circuit according to claim 3, it is characterised in that the server CPU passes through
C606/C608 PCH bridge pieces being capable of plug-in 8 mSATA SSD storage arrays of management.
5. a kind of message IP address match circuit according to claim 1, it is characterised in that the server CPU being capable of root
According to the external multiple SRIO/PCIe interface conversions chips of PCIe X4 interface numbers.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710240134.4A CN106991062A (en) | 2017-04-13 | 2017-04-13 | A kind of device of the SRIO interface solid hard disks based on server CPU |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710240134.4A CN106991062A (en) | 2017-04-13 | 2017-04-13 | A kind of device of the SRIO interface solid hard disks based on server CPU |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106991062A true CN106991062A (en) | 2017-07-28 |
Family
ID=59416355
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710240134.4A Pending CN106991062A (en) | 2017-04-13 | 2017-04-13 | A kind of device of the SRIO interface solid hard disks based on server CPU |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106991062A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110087011A (en) * | 2019-03-29 | 2019-08-02 | 南京航空航天大学 | A kind of industrial equipment vibration video acquisition storage system based on high speed camera |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101833424A (en) * | 2010-03-26 | 2010-09-15 | 中国科学院光电技术研究所 | High speed storage and transmission device based on FPGA |
| CN102111600A (en) * | 2011-03-15 | 2011-06-29 | 武汉大学 | High speed image recorder for CameraLink cameras |
| CN105824366A (en) * | 2016-03-21 | 2016-08-03 | 浪潮集团有限公司 | Large-capacity high-speed recording board card on basis of Rapid IO (Input-Output) |
-
2017
- 2017-04-13 CN CN201710240134.4A patent/CN106991062A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101833424A (en) * | 2010-03-26 | 2010-09-15 | 中国科学院光电技术研究所 | High speed storage and transmission device based on FPGA |
| CN102111600A (en) * | 2011-03-15 | 2011-06-29 | 武汉大学 | High speed image recorder for CameraLink cameras |
| CN105824366A (en) * | 2016-03-21 | 2016-08-03 | 浪潮集团有限公司 | Large-capacity high-speed recording board card on basis of Rapid IO (Input-Output) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110087011A (en) * | 2019-03-29 | 2019-08-02 | 南京航空航天大学 | A kind of industrial equipment vibration video acquisition storage system based on high speed camera |
| CN110087011B (en) * | 2019-03-29 | 2020-12-01 | 南京航空航天大学 | Industrial equipment vibration video acquisition and storage system based on high-speed camera |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2022108654A1 (en) | Packet multi-cast for memory pool replication | |
| US11700209B2 (en) | Multi-path packet descriptor delivery scheme | |
| US20160378710A1 (en) | Multiple transaction data flow control unit for high-speed interconnect | |
| US20200042471A1 (en) | Serial interface for semiconductor package | |
| CN107038134A (en) | A kind of SRIO interface solid hard disks system and its implementation based on FPGA | |
| CN206820773U (en) | A kind of board for supporting RapidIO and network double crossing over function | |
| CN103036817A (en) | Server single-board, server single-board realization method and host processor | |
| US11829323B2 (en) | Method of notifying a process or programmable atomic operation traps | |
| EP4199481A1 (en) | Method and apparatus to perform operations on multiple segments of a data packet in a network interface controller | |
| CN102185833A (en) | Fiber channel (FC) input/output (I/O) parallel processing method based on field programmable gate array (FPGA) | |
| Lu et al. | Memory efficient loss recovery for hardware-based transport in datacenter | |
| CN109861931A (en) | A kind of storage redundant system of high speed Ethernet exchange chip | |
| CN103150427A (en) | RAID design method based on SSD caching acceleration and backup | |
| US11601531B2 (en) | Sketch table for traffic profiling and measurement | |
| Qiu et al. | Full-kv: Flexible and ultra-low-latency in-memory key-value store system design on cpu-fpga | |
| CN106991062A (en) | A kind of device of the SRIO interface solid hard disks based on server CPU | |
| CN102223388A (en) | Cluster memory | |
| Saljoghei et al. | dreddbox: Demonstrating disaggregated memory in an optical data centre | |
| CN207339846U (en) | A kind of independent double-channel data Transmission system based on SRIO | |
| CN102231141A (en) | Method and system for reading and writing data | |
| CN202206413U (en) | iSCSI storage node and architecture | |
| Boyang | Research and Implementation of XDMA High Speed Data Transmission IP Core Based on PCI Express and FPGA | |
| CN102089750B (en) | System to connect a serial SCSI array controller to a storage area network | |
| CN203054813U (en) | Blade storage device | |
| US9639285B2 (en) | Distributed raid in a flash based memory system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170728 |
|
| RJ01 | Rejection of invention patent application after publication |