CN106982116B - 一种基于可逆逻辑电路的aes的本地文件加密方法 - Google Patents
一种基于可逆逻辑电路的aes的本地文件加密方法 Download PDFInfo
- Publication number
- CN106982116B CN106982116B CN201710282975.1A CN201710282975A CN106982116B CN 106982116 B CN106982116 B CN 106982116B CN 201710282975 A CN201710282975 A CN 201710282975A CN 106982116 B CN106982116 B CN 106982116B
- Authority
- CN
- China
- Prior art keywords
- file
- aes
- encryption
- reversible logic
- bytes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
- H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
- H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
Landscapes
- Engineering & Computer Science (AREA)
- Computer Security & Cryptography (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Storage Device Security (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710282975.1A CN106982116B (zh) | 2017-04-26 | 2017-04-26 | 一种基于可逆逻辑电路的aes的本地文件加密方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710282975.1A CN106982116B (zh) | 2017-04-26 | 2017-04-26 | 一种基于可逆逻辑电路的aes的本地文件加密方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106982116A CN106982116A (zh) | 2017-07-25 |
CN106982116B true CN106982116B (zh) | 2020-01-17 |
Family
ID=59341494
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710282975.1A Active CN106982116B (zh) | 2017-04-26 | 2017-04-26 | 一种基于可逆逻辑电路的aes的本地文件加密方法 |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106982116B (zh) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108768923A (zh) * | 2018-03-29 | 2018-11-06 | 南通大学 | 一种基于量子可逆逻辑线路的加密算法的聊天实时加密方法 |
CN108919680A (zh) * | 2018-07-10 | 2018-11-30 | 北京贞宇科技有限公司 | 用于智能机器人的更新辅助装置 |
CN111177760A (zh) * | 2019-12-30 | 2020-05-19 | 核工业北京地质研究院 | 一种基于异或算法改进的数据加密解密方法 |
CN112182512A (zh) * | 2020-09-01 | 2021-01-05 | 北京幻想纵横网络技术有限公司 | 一种信息处理方法、装置及存储介质 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101588234A (zh) * | 2008-05-19 | 2009-11-25 | 北京大学深圳研究生院 | 一种aes中列混合变换模块的加解密复用方法 |
CN104639314A (zh) * | 2014-12-31 | 2015-05-20 | 深圳先进技术研究院 | 基于aes加密/解密算法的装置和流水控制方法 |
CN105024806A (zh) * | 2015-08-14 | 2015-11-04 | 安徽师范大学 | 一种基于可逆逻辑门的加密系统的模逆电路 |
CN105893857A (zh) * | 2016-03-31 | 2016-08-24 | 北京金山安全软件有限公司 | 一种文件加密方法、装置及设备 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20140055290A1 (en) * | 2003-09-09 | 2014-02-27 | Peter Lablans | Methods and Apparatus in Alternate Finite Field Based Coders and Decoders |
-
2017
- 2017-04-26 CN CN201710282975.1A patent/CN106982116B/zh active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101588234A (zh) * | 2008-05-19 | 2009-11-25 | 北京大学深圳研究生院 | 一种aes中列混合变换模块的加解密复用方法 |
CN104639314A (zh) * | 2014-12-31 | 2015-05-20 | 深圳先进技术研究院 | 基于aes加密/解密算法的装置和流水控制方法 |
CN105024806A (zh) * | 2015-08-14 | 2015-11-04 | 安徽师范大学 | 一种基于可逆逻辑门的加密系统的模逆电路 |
CN105893857A (zh) * | 2016-03-31 | 2016-08-24 | 北京金山安全软件有限公司 | 一种文件加密方法、装置及设备 |
Also Published As
Publication number | Publication date |
---|---|
CN106982116A (zh) | 2017-07-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI402675B (zh) | 低等待時間的區塊密碼術 | |
US8983063B1 (en) | Method and system for high throughput blockwise independent encryption/decryption | |
US8127130B2 (en) | Method and system for securing data utilizing reconfigurable logic | |
CN106982116B (zh) | 一种基于可逆逻辑电路的aes的本地文件加密方法 | |
Wang et al. | Security analysis on a color image encryption based on DNA encoding and chaos map | |
Kawle et al. | Modified advanced encryption standard | |
WO2020168627A1 (zh) | 基于拉链式动态散列和nlfsr的加密解密方法及装置 | |
US20150172045A1 (en) | Method of cryption | |
Naskar et al. | A secure symmetric image encryption based on bit-wise operation | |
CN107171782B (zh) | 一种基于可逆逻辑电路的aes私密日志加密方法 | |
CN1826753B (zh) | 保密密钥控制的可逆电路和相应的数据处理方法 | |
Priya et al. | FPGA implementation of efficient AES encryption | |
Yewale Minal et al. | Implementation of AES on FPGA | |
Singh et al. | Study & analysis of cryptography algorithms: RSA, AES, DES, T-DES, blowfish | |
Wang et al. | Cryptanalysis and improvement on a cryptosystem based on a chaotic map | |
Bajaj et al. | AES algorithm for encryption | |
Priyanka Brahmaiah et al. | Implementation of AES Algorithm | |
Patro et al. | Text-to-image encryption and decryption using piece wise linear chaotic maps | |
Gnanambika et al. | AES-128 bit algorithm using fully pipelined architecture for secret communication | |
US20040071287A1 (en) | Encryption circuit arrangement and method therefor | |
Rajaraja et al. | Resource Analysis of Lightweight Cryptography Algorithms for Compact Devices | |
Khose et al. | Hardware implementation of AES encryption and decryption for low area & power consumption | |
Deepa et al. | An Efficient Implementation of AES Algorithm for Cryptography Using CADENCE | |
Abdulsamad et al. | Analysis of the Cryptography Methods for Design of Crypto-Processor | |
Swayamprakash et al. | Design of Advanced Encryption Standard using Verilog HDL |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB03 | Change of inventor or designer information | ||
CB03 | Change of inventor or designer information |
Inventor after: Guan Zhijin Inventor after: Yu Lixing Inventor after: Ma Haiying Inventor after: Cheng Xueyun Inventor after: Yang Yang Inventor after: Chen Yudong Inventor after: Li Jianlun Inventor after: Chen Yu Inventor after: Cao Kaibo Inventor before: Yu Lixing Inventor before: Guan Zhijin Inventor before: Ma Haiying Inventor before: Cheng Xueyun Inventor before: Yang Yang Inventor before: Chen Yudong Inventor before: Li Jianlun Inventor before: Chen Yu Inventor before: Cao Kaibo |
|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20201214 Address after: Room 350, No. 42, Guangzhou road, Nantong Development Zone, Jiangsu Province, 226000 Patentee after: Jiangsu Zhongtian Internet Technology Co.,Ltd. Address before: 226019 Jiangsu Province, Nantong City Chongchuan District sik Road No. 9 Patentee before: NANTONG University |