CN106972867B - A kind of filter calibration device, filter calibration method and digital receiver - Google Patents
A kind of filter calibration device, filter calibration method and digital receiver Download PDFInfo
- Publication number
- CN106972867B CN106972867B CN201710093997.3A CN201710093997A CN106972867B CN 106972867 B CN106972867 B CN 106972867B CN 201710093997 A CN201710093997 A CN 201710093997A CN 106972867 B CN106972867 B CN 106972867B
- Authority
- CN
- China
- Prior art keywords
- frequency
- pulse
- umber
- filter
- filter unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/16—Circuits
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/12—Neutralising, balancing, or compensation arrangements
Abstract
The invention discloses a kind of filter calibration device, filter calibration method and digital receivers, including filter unit, amplifying unit and AD conversion unit, it further include digital processing element, for recording the umber of pulse of AD conversion unit output signal in a measurement period, and the umber of pulse is compared with pre-set minimum pulse number and maximum number of pulses, if the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filter unit, to increase or reduce the frequency of filter unit.The present invention carries out the digital processing of fraction by the output signal of the AD conversion unit to existing receiver, completes the calibration of the relatively high filter unit of precision；Simultaneously present invention introduces digital chip area can ignore substantially relative to traditional calibrating mode, meet low-power consumption, the low cost and high performance requirement of Modern receivers well.
Description
Technical field
The present invention relates to wave filter technology field, in particular to a kind of filter calibration device, filter calibration method and number
Receiver.
Background technique
Since on-chip capacitance is with the variation of technique, temperature etc., the frequency drift of filter unit will lead to, it is therefore necessary to
The frequency of filter unit is calibrated, to obtain required frequency.
The calibration program of existing interior filter unit, main includes based on active oscillator (Oscillator, OSC)
Calibrating mode and the calibrating mode for being based on phaselocked loop (Phase Lock Loop, PLL).But both existing calibration sides
Formula, all different degrees of design difficulty, power consumption and cost for increasing entire receiver system.
Summary of the invention
In order to solve the above-mentioned technical problems, the present invention provides a kind of filter calibration device, filter calibration method and numbers
Receiver can satisfy Modern receivers system low-power consumption, low cost and high performance requirement.
In order to reach the object of the invention, the technical solution of the embodiment of the present invention is achieved in that
The embodiment of the invention provides a kind of filter calibration devices, filter unit, amplifying unit including sequential connection and
AD conversion unit further includes digital processing element, wherein
The digital processing element, for recording the umber of pulse of AD conversion unit output signal in a measurement period,
And be compared the umber of pulse with pre-set minimum pulse number and maximum number of pulses, if the umber of pulse is less than most
Small-pulse effect number is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit
Rate.
Further, the target alignment frequency according to the filter unit, one are stored in the digital processing element
Clock signal number, error pulse number and clock signal frequency in measurement period, the pre-set minimum pulse number and
Maximum number of pulses, wherein
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
The digital processing element is specifically used for: when clock signal arrives, to the AD conversion unit output signal
Umber of pulse carry out accumulated counts；When clock signal number reaches the clock signal number in one measurement period, institute is recorded
The umber of pulse of AD conversion unit output signal is stated, and the umber of pulse is compared with minimum pulse number, maximum number of pulses,
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase
Frequency that is big or reducing filter unit.
Further, the digital processing element is also used to:
It is delayed after preset time threshold, repeats the accumulated counts to output feedback ontrol signal process, until the arteries and veins
Number is rushed between minimum pulse number and maximum number of pulses.
Further, the feedback control signal is the feedback control word of N-bit, and N is the natural number greater than 1, works as feedback
When control word value is i, i is 0 to 2NInteger in -1, by the set of frequency of the filter unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value).[i/
(2N-1)]；
Output feedback ontrol signal in the digital processing element is to filter unit, to increase or reduce filter unit
Frequency is specifically used for:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase
The frequency of big filter unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to subtract
The frequency of small filter unit.
Further, when the filter unit is bandpass filter, the target alignment frequency is intermediate frequency；When the filter
When wave unit is low-pass filter, the target alignment frequency is 3dB cutoff frequency.
The embodiment of the invention also provides a kind of digital receivers, the filter calibration device including any description above.
The embodiment of the invention also provides a kind of filter calibration methods, comprising:
Record the umber of pulse of AD conversion unit output signal in a measurement period；
The umber of pulse is compared with pre-set minimum pulse number and maximum number of pulses；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filtering list
Member, to increase or reduce the frequency of filter unit.
Further, the filter calibration method further include:
According to clock signal number, the error arteries and veins in the target alignment frequency of the filter unit, one measurement period
Number and clock signal frequency are rushed, the minimum pulse number and maximum number of pulses are preset:
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
When clock signal arrives, accumulated counts are carried out to the umber of pulse of the AD conversion unit output signal；At that time
When clock signal number reaches the clock signal number in a measurement period, the pulse of the AD conversion unit output signal is recorded
Number；
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is less than most scun
It rushes number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit.
Further, the filter calibration method further include:
It is delayed after preset time threshold, repeats the accumulated counts to output feedback ontrol signal process, until the arteries and veins
Number is rushed between minimum pulse number and maximum number of pulses.
Further, the feedback control signal is the feedback control word of N-bit, and N is the natural number greater than 1, works as feedback
When control word value is i, i is 0 to 2NInteger in -1 is by the set of frequency of the filter unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value) * [i/
(2N-1)]；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filtering list
Member is specifically included with increasing or reducing the frequency of filter unit:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase
The frequency of big filter unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to subtract
The frequency of small filter unit.
Technical solution of the present invention has the following beneficial effects:
Filter calibration device, filter calibration method and digital receiver provided by the invention, by existing receiver
AD conversion unit output signal, carry out the digital processing of fraction, complete the relatively high filter unit of precision
Calibration；Simultaneously present invention introduces digital chip area can ignore substantially relative to traditional calibrating mode, well meet
The low-power consumption of Modern receivers, low cost and high performance requirement.
Detailed description of the invention
The drawings described herein are used to provide a further understanding of the present invention, constitutes part of this application, this hair
Bright illustrative embodiments and their description are used to explain the present invention, and are not constituted improper limitations of the present invention.In the accompanying drawings:
Fig. 1 is the structural schematic diagram of the filter calibration device of the embodiment of the present invention；
Fig. 2 is the structural schematic diagram of digital receiver system of the invention；
Fig. 3 is the flow diagram of the filter calibration method of the embodiment of the present invention.
Specific embodiment
To make the objectives, technical solutions, and advantages of the present invention clearer, below in conjunction with attached drawing to the present invention
Embodiment be described in detail.It should be noted that in the absence of conflict, in the embodiment and embodiment in the application
Feature can mutual any combination.
Referring to Fig.1, the embodiment of the invention provides a kind of filter calibration devices, and filter unit including sequential connection is put
Big unit and AD conversion unit further include digital processing element, wherein
The digital processing element, for recording the umber of pulse of AD conversion unit output signal in a measurement period,
And be compared the umber of pulse with pre-set minimum pulse number and maximum number of pulses, if the umber of pulse is less than most
Small-pulse effect number is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit
Rate.
Further, the target alignment frequency according to the filter unit, one are stored in the digital processing element
Clock signal number, error pulse number and clock signal frequency in measurement period, the pre-set minimum pulse number and
Maximum number of pulses, wherein
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
The digital processing element is specifically used for: when clock signal arrives, to the AD conversion unit output signal
Umber of pulse carry out accumulated counts；When clock signal number reaches the clock signal number in one measurement period, institute is recorded
The umber of pulse of AD conversion unit output signal is stated, and the umber of pulse is compared with minimum pulse number, maximum number of pulses,
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase
Frequency that is big or reducing filter unit.
Further, the digital processing element is also used to, and is delayed after preset time threshold, is repeated the accumulated counts extremely
Output feedback ontrol signal process, until the umber of pulse is between minimum pulse number and maximum number of pulses.
It is worth noting that, the clock signal frequency in the present invention has to be larger than 2 times of target alignment frequency.According to sampling
Theorem (also known as Nyquist's theorem), in the conversion process for carrying out analog/digital signal, when sample frequency is greater than in signal most
At high-frequency 2 times, the digital signal after sampling completely remains the information in original signal.
Further, the feedback control signal is the feedback control word of N-bit, and N is the natural number greater than 1, works as feedback
When control word value is i, i is 0 to 2NInteger in -1, by the set of frequency of filter unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value) * [i/
(2N-1)]；
The digital processing element is specifically used for:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase
The frequency of big filter unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to subtract
The frequency of small filter unit.
For example, feedback control word BITctrl can take 0 to 2 as N=55Integer in -1, that is, have 25Kind value, when anti-
It is the minimum value of frequency adjustable extent by the set of frequency of filter unit, with anti-when presenting<00000>control word BITctrl=
Feedback control word BITctrl value becomes larger, and the frequency of filter unit is gradually increased, as feedback control word BITctrl=<11111>
When, it is the maximum value of frequency adjustable extent by the set of frequency of filter unit.Therefore, the calibration of filter calibration device of the invention
Precision depends on the digit N of feedback control word BITctrl, and as N=5, control precision is 1/25；As N=7, precision is controlled
It is 1/27, that is, control precision < 1%；The digit of appropriate selection feedback control word BITctrl can achieve desired filter unit
The calibration accuracy of frequency.
Further, the value of the feedback control word is increased or reduced using dichotomy.
Specifically, the value of the present invention that the feedback control word is increased or reduced using dichotomy, comprising:
Minimum value front=0, maximum value end=2 are setN- 1, take initial feedback control word BITctrl=(front+
End)/2,
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is in minimum pulse
Between several and maximum number of pulses, calibration terminates；
If the umber of pulse is greater than maximum number of pulses, the value of BITctrl-1 is assigned to end, and by (front+end)/2
Value be assigned to feedback control word BITctrl；
If the umber of pulse is less than minimum pulse number, the value of BITctrl+1 is assigned to front, and by (front+
End value)/2 is assigned to feedback control word BITctrl.
For example, as N=5, front=0, end=<11111>, initial feedback control word BITctrl=<01111>, this
In secondary statistic processes, if the umber of pulse is less than minimum pulse number, enable front=<10000>, end=<11111>will be anti-
Presenting control word BITctrl value is=<10111>；In statistic processes next time, if the umber of pulse is greater than maximum impulse
Number, enables front=<10000>, end=<10110>, is<10011>by feedback control word BITctrl value；Again next time
In statistic processes, if the umber of pulse is less than minimum pulse number, enable front=<10100>, end=<10110>will be fed back
Control word BITctrl value is<10101>；Until the umber of pulse is in minimum pulse number and maximum in the secondary statistic processes
Between umber of pulse, calibration terminates.
Further, when filter unit is bandpass filter, the target alignment frequency is intermediate frequency.
It is worth noting that heretofore described intermediate frequency, refers to the centre frequency (Center of bandpass filter passband
Frequency) f0, centre frequency f0=(f1+f2)/2, f1, f2 are the left and right both sides of bandpass filter output signal with respect to peak
Frequency when value decline 1dB or 3dB；The bandwidth of bandpass filter is (f2-f1).When the variation of the intermediate frequency of bandpass filter,
Bandwidth can corresponding change.
Further, the bandpass filter can be complex bandpass filters.
Further, when filter unit is low-pass filter, the target alignment frequency is 3dB cutoff frequency.
It is worth noting that heretofore described 3dB cutoff frequency, refers to the amplitude fading of output signal for input
Frequency at 0.707 times of signal amplitude, that is, the frequency when power attenuation of output signal is the half of input signal power
Rate.Respectively there is a 3dB cutoff frequency in front end and low frequency end, is referred to as upper cut off frequency and lower limiting frequency, upper cut-off
Frequency range between frequency and lower limiting frequency is the bandwidth of low-pass filter.
Further, the preset time threshold is a measurement period.
Further, the digital processing element is after calibration, repeats at periodic or other desired the accumulated counts to comparison procedure,
When the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase
Frequency that is big or reducing filter unit.
Digital processing element of the invention is cardinar number word modules, base for power consumption and the more entire receiver of digital chip area
Originally it can ignore, meet low-power consumption, the low cost and high performance requirement of modern wireless receiver well.The present invention overcomes
Filter unit circuit as technique, supply voltage and temperature etc. influence and caused by frequency response variation, it is therefore prevented that filter
Influence of the frequency drift of wave unit to receiver performance.The present invention can be widely applied to zero intermediate frequency/Low Medium Frequency/superhet/
In the wireless communication RFs such as extremely low intermediate frequency chip architecture and SOC chip framework.
The invention also discloses a kind of digital receivers, including filter calibration device described in any of the above item.
Fig. 2 is a kind of structural schematic diagram of digital receiver system of the invention；As shown in Fig. 2, number of the invention connects
Receipts machine system receives electromagnetic wave signal from the antenna end of receiver, after the amplification of front end first order amplifier, by sound surface outside piece
Wave filter filtering carries out the amplification of second level signal using second level amplifier, is then realized by quadrature frequency conversion frequency mixer
Intermediate frequency or zero intermediate frequency signals after frequency down conversion to the intermediate frequency perhaps frequency conversion of the signal of zero intermediate frequency is by filter unit in piece
Useless or interference signal is filtered out, finally after adjustable gain amplifying unit amplification in piece, is converted by AD conversion unit
The digital signal that can be directly utilized for digital baseband.Digital processing element, according to the target alignment frequency of filter unit, a system
Clock signal number, error pulse number and the clock signal frequency in the period are counted, is preset in a measurement period, modulus turns
The minimum pulse number and maximum number of pulses of element output signal are changed,
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
When clock signal arrives, accumulated counts are carried out to the umber of pulse of AD conversion unit output signal；When clock is believed
When number reaches the clock signal number in a measurement period, the umber of pulse of the AD conversion unit output signal is recorded, and
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is less than minimum pulse number or big
In maximum number of pulses, output feedback ontrol signal to filter unit to increase or reduce the frequency of filter unit in piece, and is delayed
After preset time threshold, the accumulated counts are repeated to output feedback ontrol signal process, until the umber of pulse is in most scun
It rushes between number and maximum number of pulses.
The main function of filter unit is to filter out out-of-band interference signal and noise signal in piece in this process, improves lower become
Signal quality after frequency.The present invention by the calibration process of digital processing element, improve in piece the bandwidth of filter unit and in
Frequency accuracy, while improving the ability that filter unit in piece filters out out-of-band interference signal and noise signal.
Referring to Fig. 3, the embodiment of the invention provides a kind of filter calibration methods, include the following steps:
Record the umber of pulse of AD conversion unit output signal in a measurement period；
The umber of pulse is compared with pre-set minimum pulse number and maximum number of pulses；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filtering list
Member, to increase or reduce the frequency of filter unit.
Further, the filter calibration method further include:
According in the target alignment frequency of filter unit, a measurement period clock signal number, error pulse number and
Clock signal frequency presets the minimum pulse number and maximum number of pulses:
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
When clock signal arrives, accumulated counts are carried out to the umber of pulse of AD conversion unit output signal；When clock is believed
When number reaches the clock signal number in a measurement period, the umber of pulse of the AD conversion unit output signal is recorded；
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is less than most scun
It rushes number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit.
Further, the filter calibration method further include:
It is delayed after preset time threshold, repeats the accumulated counts to output feedback ontrol signal process, until the arteries and veins
Number is rushed between minimum pulse number and maximum number of pulses.
It is worth noting that, the clock signal frequency in the present invention has to be larger than 2 times of target alignment frequency.According to sampling
Theorem (also known as Nyquist's theorem), in the conversion process for carrying out analog/digital signal, when sample frequency is greater than in signal most
At high-frequency 2 times, the digital signal after sampling completely remains the information in original signal.
Further, the feedback control signal is the feedback control word of N-bit, and N is the natural number greater than 1, works as feedback
When control word value is i, i is 0 to 2NInteger in -1, by the set of frequency of filter unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value) * [i/
(2N-1)]；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filtering list
Member is specifically included with increasing or reducing the frequency of filter unit:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase
The frequency of big filter unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to subtract
The frequency of small filter unit.
For example, feedback control word BITctrl can take 0 to 2 as N=55Integer in -1, that is, have 25Kind value, when anti-
It is the minimum value of frequency adjustable extent by the set of frequency of filter unit, with anti-when presenting<00000>control word BITctrl=
Feedback control word BITctrl value becomes larger, and the frequency of filter unit is gradually increased, as feedback control word BITctrl=<11111>
When, it is the maximum value of frequency adjustable extent by the set of frequency of filter unit.Therefore, the calibration of filter calibration method of the invention
Precision depends on the digit N of feedback control word BITctrl, and as N=5, control precision is 1/25；As N=7, precision is controlled
It is 1/27, that is, control precision < 1%；The digit of appropriate selection feedback control word BITctrl can achieve desired filter unit
The calibration accuracy of frequency.
Further, the value of the feedback control word is increased or reduced using dichotomy.
Specifically, the value of the present invention that the feedback control word is increased or reduced using dichotomy, comprising:
Minimum value front=0, maximum value end=2 are setN- 1, take initial feedback control word BITctrl=(front+
End)/2,
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is in minimum pulse
Between several and maximum number of pulses, calibration terminates；
If the umber of pulse is greater than maximum number of pulses, the value of BITctrl-1 is assigned to end, and by (front+end)/2
Value be assigned to feedback control word BITctrl；
If the umber of pulse is less than minimum pulse number, the value of BITctrl+1 is assigned to front, and by (front+
End value)/2 is assigned to feedback control word BITctrl.
For example, as N=5, front=0, end=<11111>, initial feedback control word BITctrl=<01111>, this
In secondary statistic processes, if the umber of pulse is less than minimum pulse number, enable front=<10000>, end=<11111>will be anti-
Presenting control word BITctrl value is=<10111>；In statistic processes next time, if the umber of pulse is greater than maximum impulse
Number, enables front=<10000>, end=<10110>, is<10011>by feedback control word BITctrl value；Again next time
In statistic processes, if the umber of pulse is less than minimum pulse number, enable front=<10100>, end=<10110>will be fed back
Control word BITctrl value is<10101>；Until the umber of pulse is in minimum pulse number and maximum in the secondary statistic processes
Between umber of pulse, calibration terminates.
Further, when filter unit is bandpass filter, the target alignment frequency is intermediate frequency.
It is worth noting that heretofore described intermediate frequency, refers to the centre frequency (Center of bandpass filter passband
Frequency) f0, centre frequency f0=(f1+f2)/2, f1, f2 are the left and right both sides of bandpass filter output signal with respect to peak
Frequency when value decline 1dB or 3dB；The bandwidth of bandpass filter is (f2-f1).When the variation of the intermediate frequency of bandpass filter,
Bandwidth can corresponding change.
Optionally, the bandpass filter can be complex bandpass filters.
Further, when filter unit is low-pass filter, the target alignment frequency is 3dB cutoff frequency.
It is worth noting that heretofore described 3dB cutoff frequency, refers to the amplitude fading of output signal for input
Frequency at 0.707 times of signal amplitude, that is, the frequency when power attenuation of output signal is the half of input signal power
Rate.Respectively there is a 3dB cutoff frequency in front end and low frequency end, is referred to as upper cut off frequency and lower limiting frequency, upper cut-off
Frequency range between frequency and lower limiting frequency is the bandwidth of low-pass filter.
Further, the preset time threshold is a measurement period.
Further, the filter calibration method further include: after calibration, repeat at periodic or other desired the accumulated counts to than
Compared with process, when the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal is to filtering list
Member, to increase or reduce the frequency of filter unit.
Filter calibration device, filter calibration method and digital receiver of the invention, using cardinar number word processing method to filter
The frequency of wave unit is calibrated, and can be neglected substantially for the more entire receiver of power consumption and chip area of digital processing element
Slightly, low-power consumption, the low cost and high performance requirement of modern wireless receiver are met well；It is single that the present invention overcomes filtering
First circuit as technique, supply voltage and temperature etc. influence and caused by frequency response variation, it is therefore prevented that filter unit
Influence of the frequency drift to receiver performance；The present invention can be widely applied to zero intermediate frequency/Low Medium Frequency/superhet/extremely low intermediate frequency
In equal wireless communication RFs chip architecture and SOC chip framework.
Those of ordinary skill in the art will appreciate that all or part of the steps in the above method can be instructed by program
Related hardware is completed, and described program can store in computer readable storage medium, such as read-only memory, disk or CD
Deng.Optionally, one or more integrated circuits also can be used to realize, accordingly in all or part of the steps of above-described embodiment
Ground, each module/unit in above-described embodiment can take the form of hardware realization, can also use the shape of software function module
Formula is realized.The present invention is not limited to the combinations of the hardware and software of any particular form.
The foregoing is only a preferred embodiment of the present invention, is not intended to restrict the invention, for the skill of this field
For art personnel, the invention may be variously modified and varied.All within the spirits and principles of the present invention, made any to repair
Change, equivalent replacement, improvement etc., should all be included in the protection scope of the present invention.
Claims (8)
1. a kind of filter calibration device, filter unit, amplifying unit and AD conversion unit, feature including sequential connection exist
In further including digital processing element, wherein
The digital processing element, for recording the umber of pulse of AD conversion unit output signal in a measurement period, and will
The umber of pulse is compared with pre-set minimum pulse number and maximum number of pulses, if the umber of pulse is less than most scun
It rushes number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit；
Be stored in the digital processing element target alignment frequency according to the filter unit, in a measurement period when
Clock signal number, error pulse number and clock signal frequency, the pre-set minimum pulse number and maximum number of pulses,
In,
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
The digital processing element is specifically used for: when clock signal arrives, to the arteries and veins of the AD conversion unit output signal
It rushes number and carries out accumulated counts；When clock signal number reaches the clock signal number in one measurement period, the mould is recorded
The umber of pulse of number converting unit output signal, and the umber of pulse is compared with minimum pulse number, maximum number of pulses, if
The umber of pulse be less than minimum pulse number or be greater than maximum number of pulses, output feedback ontrol signal to filter unit, with increase or
Reduce the frequency of filter unit.
2. filter calibration device according to claim 1, which is characterized in that the digital processing element is also used to:
It is delayed after preset time threshold, repeats the accumulated counts to output feedback ontrol signal process, until the umber of pulse
Between minimum pulse number and maximum number of pulses.
3. filter calibration device according to claim 1, which is characterized in that the feedback control signal is the anti-of N-bit
Control word is presented, N is the natural number greater than 1, and when feedback control word value is i, i is 0 to 2NInteger in -1, by the filtering
The set of frequency of unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value) * [i/ (2N-
1)]；
Output feedback ontrol signal in the digital processing element is to filter unit, to increase or reduce the frequency of filter unit
It is specifically used for:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase filter
The frequency of wave unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to reduce filter
The frequency of wave unit.
4. filter calibration device according to claim 1, which is characterized in that when the filter unit is bandpass filter
When, the target alignment frequency is intermediate frequency；When the filter unit is low-pass filter, the target alignment frequency is 3dB
Cutoff frequency.
5. a kind of digital receiver, which is characterized in that including any filter calibration device of Claims 1-4.
6. a kind of filter calibration method characterized by comprising
Record the umber of pulse of AD conversion unit output signal in a measurement period；
The umber of pulse is compared with pre-set minimum pulse number and maximum number of pulses；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit,
To increase or reduce the frequency of filter unit；
According to clock signal number, the error pulse number in the target alignment frequency of the filter unit, one measurement period
And clock signal frequency, preset the minimum pulse number and maximum number of pulses:
Minimum pulse number=(target alignment frequency/clock signal frequency) * clock signal number-error pulse number；
Maximum number of pulses=(target alignment frequency/clock signal frequency) * clock signal number+error pulse number；
When clock signal arrives, accumulated counts are carried out to the umber of pulse of the AD conversion unit output signal；When clock is believed
When number reaches the clock signal number in a measurement period, the umber of pulse of the AD conversion unit output signal is recorded；
The umber of pulse is compared with minimum pulse number, maximum number of pulses, if the umber of pulse is less than minimum pulse number
Or it is greater than maximum number of pulses, output feedback ontrol signal to filter unit, to increase or reduce the frequency of filter unit.
7. filter calibration method according to claim 6, which is characterized in that further include:
It is delayed after preset time threshold, repeats the accumulated counts to output feedback ontrol signal process, until the umber of pulse
Between minimum pulse number and maximum number of pulses.
8. filter calibration method according to claim 6, which is characterized in that the feedback control signal is the anti-of N-bit
Control word is presented, N is the natural number greater than 1, and when feedback control word value is i, i is 0 to 2NInteger in -1, by the filtering
The set of frequency of unit are as follows:
The minimum value of frequency adjustable extent+(maximum value of frequency adjustable extent-frequency adjustable extent minimum value) * [i/ (2N-
1)]；
If the umber of pulse is less than minimum pulse number or is greater than maximum number of pulses, output feedback ontrol signal to filter unit,
To increase or reduce the frequency of filter unit, specifically include:
If the umber of pulse is less than minimum pulse number, increases the value of feedback control word and export to filter unit, to increase filter
The frequency of wave unit；
If the umber of pulse is greater than maximum number of pulses, reduces the value of feedback control word and export to filter unit, to reduce filter
The frequency of wave unit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710093997.3A CN106972867B (en) | 2017-02-21 | 2017-02-21 | A kind of filter calibration device, filter calibration method and digital receiver |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710093997.3A CN106972867B (en) | 2017-02-21 | 2017-02-21 | A kind of filter calibration device, filter calibration method and digital receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106972867A CN106972867A (en) | 2017-07-21 |
| CN106972867B true CN106972867B (en) | 2019-05-17 |
Family
ID=59328321
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710093997.3A Active CN106972867B (en) | 2017-02-21 | 2017-02-21 | A kind of filter calibration device, filter calibration method and digital receiver |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106972867B (en) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN108123716B (en) * | 2017-12-18 | 2021-04-27 | 飞天诚信科技股份有限公司 | Crystal frequency calibration system |
| CN111289951B (en) * | 2020-03-06 | 2022-03-25 | 南京长峰航天电子科技有限公司 | Wide pulse equivalent simulation method and device based on least square |
| CN111600567B (en) * | 2020-05-27 | 2023-04-07 | 达仁智能科技(佛山)有限公司 | Filtering method and filtering circuit of microwave sensor |
| CN112183423B (en) * | 2020-10-09 | 2024-03-15 | 中国国家铁路集团有限公司 | Filtering method and device for dynamic response signals of high-frequency bow net |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1494765A (en) * | 2000-08-30 | 2004-05-05 | �����ɷ� | Filter system and method for filtering analog signal |
| CN1972121A (en) * | 2005-11-23 | 2007-05-30 | 联发科技股份有限公司 | Apparatus and method for tuning center frequency of a filter |
| CN101706516A (en) * | 2009-10-30 | 2010-05-12 | 中国科学院武汉物理与数学研究所 | Frequency offset method based on beat method |
| CN102460969A (en) * | 2009-06-10 | 2012-05-16 | 恩德莱斯和豪瑟尔两合公司 | Analog filter having adjustable filter frequency |
-
2017
- 2017-02-21 CN CN201710093997.3A patent/CN106972867B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1494765A (en) * | 2000-08-30 | 2004-05-05 | �����ɷ� | Filter system and method for filtering analog signal |
| CN1972121A (en) * | 2005-11-23 | 2007-05-30 | 联发科技股份有限公司 | Apparatus and method for tuning center frequency of a filter |
| CN102460969A (en) * | 2009-06-10 | 2012-05-16 | 恩德莱斯和豪瑟尔两合公司 | Analog filter having adjustable filter frequency |
| CN101706516A (en) * | 2009-10-30 | 2010-05-12 | 中国科学院武汉物理与数学研究所 | Frequency offset method based on beat method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106972867A (en) | 2017-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106972867B (en) | A kind of filter calibration device, filter calibration method and digital receiver | |
| CN102324946B (en) | High/intermediate-frequency front-end circuit of digital short-wave receiver | |
| KR101617908B1 (en) | Passive wireless receiver | |
| CN106788511A (en) | A kind of wideband radio receiver | |
| CN102223330A (en) | Method and device for IQ (intelligence quotient) signal real-time calibration | |
| CN102611394B (en) | Low noise amplifier and there is the front end system of this low noise amplifier | |
| CN103018512B (en) | A kind of oscillograph with external trigger function | |
| US8130020B2 (en) | Switched-capacitor decimator | |
| CN102315854A (en) | Agile ultrashort wave numerical control tracking tuning amplifying circuit with high anti-interference | |
| CN111537969A (en) | Broadband instantaneous frequency measuring and tracking device | |
| CN203883807U (en) | Digital atomic frequency standard system circuit | |
| CN105306058A (en) | High-speed digital signal acquisition system based on clock phase modulation | |
| US20120275549A1 (en) | Systems and Methods for Wirelessly Receiving Data | |
| CN101799534A (en) | Radar intermediate-frequency signal generator | |
| CN104617945B (en) | A kind of digital compensation device for keeping PLL―FM output bandwidth stable | |
| CN106850474B (en) | The adaptive oscillation compensation method and system of ultra wide band | |
| CN203301455U (en) | DDS radio-frequency signal source of frequency stabilized signal source for ion storage | |
| CN109104656A (en) | A kind of Multifunctional Bluetooth wireless microphone and its control method | |
| CN203661047U (en) | A 2.4G direct down conversion receiver radio frequency front end device | |
| CN105634494B (en) | The method of radiofrequency signal analog-to-digital conversion | |
| CN103066958B (en) | The signal acquiring system of miniature electric reconnaissance equipment | |
| CN106533432A (en) | Bit synchronous clock extraction method and device based on FPGA | |
| CN103036507A (en) | Down-conversion method and system based on image rejection mixing processing | |
| CN101820283A (en) | Frequency synthesis device with digital added analogue framework | |
| CN203572968U (en) | GP2015-based GPS anti-jamming receiver radio-frequency front-end device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |