CN106911414A - Clock synchronizing method and device - Google Patents
Clock synchronizing method and device Download PDFInfo
- Publication number
- CN106911414A CN106911414A CN201510973345.XA CN201510973345A CN106911414A CN 106911414 A CN106911414 A CN 106911414A CN 201510973345 A CN201510973345 A CN 201510973345A CN 106911414 A CN106911414 A CN 106911414A
- Authority
- CN
- China
- Prior art keywords
- clock
- server
- time
- message
- synchronization
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04W—WIRELESS COMMUNICATION NETWORKS
- H04W56/00—Synchronisation arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0638—Clock or time synchronisation among nodes; Internode synchronisation
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a kind of clock synchronizing method and device, methods described includes step：From clock clock synchronization parameters of the configuration based at least two clock servers, clock synchronization parameters include at least two clock chain circuits, and there is each clock chain circuit identical to give out a contract for a project interval；Message interaction is carried out by corresponding clock chain circuit with each clock server from clock, the time data that each clock server is provided is gathered；Each clock server and the time deviation from clock are calculated according to the time data of collection from clock, and multiple time deviations are compensated, so that synchronous with the clock of each clock server from clock.By using multi-clock server sync mode, allow to carry out message interaction with multiple clock servers simultaneously from clock, accelerate acquisition speed, substantially reduce clock lock duration, and being conducive to the flexible deployment of clock server, the switching to master/backup clock server can also reach the requirement of smoothing processing.
Description
Technical field
The present invention relates to communication technique field, more particularly, to a kind of clock synchronizing method and device.
Background technology
At present, the clock that LTE base station is used synchronously mainly has three kinds：Gps clock is synchronous, clock service
Device is synchronous, air interface synchronization.Wherein, gps clock is synchronous easily realizes, but it has high cost, addressing
It is difficult, crash rate is high, be inconvenient to the shortcomings of safeguarding；Air interface synchronization can not realize the whole network synchronization, and by space
Ambient influnence is big, if distant between base station, its precision will be limited；Clock server synchronization, be
A kind of Clock Synchronization Technology that can realize that the whole network is synchronous, can not only reach the clock synchronization of submicrosecond level
Precision, it might even be possible to reach the clock synchronization accuracy of nanosecond, and its simple structure is easily achieved, and is
A kind of clock synchronization mode the most frequently used at present.
Existing clock server synchronization, it is main to use single clock server sync mode.As shown in figure 1,
Clock server 30 locks global positioning system (GPS, Global PosiTioning SysTem) 40, leads to
The connection of interchanger (Switch) 20 base station 10 (multiple base stations can be connected) is crossed, by single clock service
Device 30 is transmitted the mode of message with base station 10 back and forth, realizes base station 10 with clock server 30
Clock synchronization.But this method of synchronization depends on a large amount of acquisition process to message data, causes clock to be locked
Timing length is long；Simultaneously in the networking of engineering practice, in addition it is also necessary to carry out particular portion to clock server 30
Administration, can cause the clock server 30 can not to provide clock service because deployment is unreasonable；And carry out
When clock server 30 switches, clock switching is not enough smoothed.
In sum, existing Clock Synchronization Technology has clock lock overlong time, clock server portion
Administration it is dumb, and clock switching it is unsmooth the problems such as.
The content of the invention
It is a primary object of the present invention to provide a kind of clock synchronizing method and device, it is intended to solve clock same
Clock lock overlong time, clock server dispose inflexible technical problem during step.
To achieve these objectives, the present invention proposes a kind of clock synchronizing method, including step：
From clock clock synchronization parameters of the configuration based at least two clock servers, the clock is synchronously joined
Number includes at least two clock chain circuits, and there is each clock chain circuit identical to give out a contract for a project interval；
Described to carry out message interaction by corresponding clock chain circuit with each clock server from clock, collection is each
The time data that clock server is provided；
It is described from clock according to collection time data calculate each clock server with it is described from clock when
Between deviation, and multiple time deviations are compensated, so that described from clock and each clock server
Clock synchronization.
Further, it is described that message friendship is carried out by corresponding clock chain circuit with each clock server from clock
Mutually, the time data that each clock server is provided is gathered, including：
It is described to receive the sync message that each clock server is sent by corresponding clock chain circuit from clock, obtain
Take the time that each clock server sends the sync message, and record receive the sync message when
Between；
Described transmission to each clock server by corresponding clock chain circuit from clock postpones request message, and
Record sends the time for postponing request message；
It is described to receive the delayed response report that each clock server is sent by corresponding clock chain circuit from clock
Text, and obtain the time that each clock server sends the delayed response message.
Further, it is described from clock according to collection time data calculate each clock server with it is described
Include from the time deviation of clock：
It is described from clock according to formula Offset=((T4-T3)-(T2-T1))/2 calculate each clock server with
The time deviation from clock；
Wherein, Offset represents the time deviation, and T4 represents the clock server and sends the delay
The time of response message, T3 represents the time that the delay request message is sent from clock, and T2 is represented
The time that the sync message is received from clock, T1 represents the clock server and sends described same
Walk the time of message.
Further, multiple time deviations are compensated including：
Using pid control algorithm to different state of a controls under multiple time deviation data process, obtain
Obtain pid control parameter and a time deviation；
Voltage-controlled voltage is calculated according to the pid control parameter；
According to the voltage-controlled voltage adjustment crystal oscillator frequency so that the frequency from clock and each clock server
Rate synchronization；
One time deviation according to obtaining carries out time bias so that described from clock and each clock
The clock synchronization of server.
Further, described is LTE base station from clock, and the clock server is 1588 clock servers.
The present invention proposes a kind of clock synchronization apparatus simultaneously, is applied to from clock, including configuration module, adopts
Collection module, computing module and processing module, wherein：
The configuration module, for configuring the clock synchronization parameters based at least two clock servers, institute
Clock synchronization parameters are stated including at least two clock chain circuits, there is each clock chain circuit identical to give out a contract for a project interval；
The acquisition module, for carrying out message interaction by corresponding clock chain circuit with each clock server,
Gather the time data that each clock server is provided；
The computing module, for according to collection time data calculate each clock server with it is described from
The time deviation of clock；
The processing module, for being compensated to multiple time deviations so that it is described from clock with
The clock synchronization of each clock server.
Further, the acquisition module includes：
First collecting unit, for receiving the synchronization that each clock server is sent by corresponding clock chain circuit
Message, obtains the time that each clock server sends the sync message, and record receives the synchronization
The time of message；
Second collecting unit, request is postponed for being sent to each clock server by corresponding clock chain circuit
Message, and record the time for sending the delay request message；Each clock server is received by corresponding
The delayed response message that clock chain circuit sends, and obtain each clock server transmission delayed response message
Time.
Further, the computing module is used for：
Each clock server is calculated with described from clock according to formula Offset=((T4-T3)-(T2-T1))/2
Time deviation；
Wherein, Offset represents the time deviation, and T4 represents the clock server and sends the delay
The time of response message, T3 represents second collecting unit and sends the time for postponing request message,
T2 represents the time that first collecting unit receives the sync message, and T1 represents the clock service
Device sends the time of the sync message.
Further, the processing module is used for：
Using pid control algorithm to different state of a controls under multiple time deviation data process, obtain
Pid control parameter and a time deviation are obtained, voltage-controlled voltage are calculated according to the pid control parameter,
According to the voltage-controlled voltage adjustment crystal oscillator frequency so that described same with the frequency of each clock server from clock
Step, time bias is carried out according to the one time deviation for obtaining so that described from clock and each clock
The clock synchronization of server.
A kind of clock synchronizing method provided by the present invention, by using multi-clock server sync mode,
Allow to carry out message interaction, the multiple clock servers of collection with multiple clock servers simultaneously from clock
The data of offer, so as to accelerate acquisition speed, substantially reduce clock lock duration, and need not
Specific deployments are carried out to multiple clock servers, are conducive to the flexible deployment of clock server, to it is active and standby when
The switching of clock server can also reach the requirement of smoothing processing.
Brief description of the drawings
Fig. 1 is the topological structure schematic diagram of clock system in the prior art；
Fig. 2 is the flow chart of the clock synchronizing method of first embodiment of the invention；
Fig. 3 is the particular flow sheet of acquisition time data in first embodiment of the invention；
Fig. 4 is clock server and the timing diagram that message interaction is carried out from clock in the embodiment of the present invention；
Fig. 5 is the flow chart of the clock synchronizing method of second embodiment of the invention；
Fig. 6 is the particular flow sheet of acquisition time data in second embodiment of the invention；
Fig. 7 is the topological structure schematic diagram of the clock system of third embodiment of the invention；
Fig. 8 is another topological structure schematic diagram of the clock system of third embodiment of the invention；
Fig. 9 is the another topological structure schematic diagram of the clock system of third embodiment of the invention；
Figure 10 is the module diagram of the clock synchronization apparatus of fourth embodiment of the invention；
Figure 11 is the module diagram of acquisition module in fourth embodiment of the invention.
The realization of the object of the invention, functional characteristics and advantage will be done further referring to the drawings in conjunction with the embodiments
Explanation.
Specific embodiment
It should be appreciated that the specific embodiments described herein are merely illustrative of the present invention, limit is not used to
The fixed present invention.
Clock synchronizing method of the invention, using multi-clock server sync mode, by building multi-clock
The clock synchronous network network environment of server so that can be taken with multiple clocks simultaneously from clock (such as base station)
Business device carries out message interaction, the data of each clock server offer is gathered, so as to accelerate data acquisition
Speed, shortens clock lock duration, and without carrying out specific deployments to multiple clock servers, make
Obtain system deployment more flexible.
Embodiment one
Referring to Fig. 2, the clock synchronizing method of first embodiment of the invention is proposed, methods described includes following step
Suddenly：
S11, the clock synchronization parameters that at least two clock servers are based on from clock configuration.
Specifically, each clock server (such as 1588 clock servers) locks GPS, and give tacit consent to each
The time Complete Synchronization of clock server.From the clock synchronization parameters of clock (such as base station) configuration, including
At least two clock chain circuits, as each clock server configures a clock chain circuit, and is each clock chain
Road configuration identical is given out a contract for a project interval.For example, synchronous (Sync) message is configured to be sent once every 2 seconds,
Postpone request (Delay_req) message to be configured to be sent once every 1/16 second, delayed response (Delay_resp)
Message is configured to be sent once every 1/16 second.
S12, message interaction is carried out by corresponding clock chain circuit from clock and each clock server, collection is each
The time data that clock server is provided.
In this step S12, message interaction, the multiple clocks of collection are carried out from clock and multiple clock servers
The time data that server is provided, its specific gatherer process is as shown in Figure 3：
S121, the sync message sent by corresponding clock chain circuit from clock each clock server of reception,
The time that each clock server sends sync message is obtained, and records the time for receiving sync message.
Specifically, each clock server sends sync message by corresponding clock chain circuit to from clock respectively,
And stamp or be embedded in the time stamp T 1 of delivery time.The same of each clock server transmission is received from clock
After step message, the transmission time T1 of the sync message is obtained, and record the time for receiving the sync message
T2。
S122, from clock by corresponding clock chain circuit to each clock server send postpone request message,
And record the time for sending and postponing request message.
Specifically, from when clockwise each clock server send postpone request message when, while record sending
The time T3 of the delay request message.
S123, the delayed response report sent by corresponding clock chain circuit from clock each clock server of reception
Text, and obtain the time that each clock server sends delayed response message.
Specifically, after each clock server receives delay request message, respectively by corresponding clock chain
Road direction sends from clock and postpones response message, and stamps or be embedded in the time stamp T 4 of delivery time.From clock
After receiving the delay response message of each clock server transmission, the transmission of the delay response message is obtained
Time T4.
Send time T1, sync message of aforementioned synchronization message receive time T2, postpone request message
Transmission time T4 of transmission time T3 and delay response message is the time data from clock acquisition, when
When having N (N >=2) individual clock server, time data as N groups is then collected from clock.
S13, according to the time data of collection to calculate each clock server from clock inclined with time from clock
Difference.
Specifically, as shown in figure 4, being clock server and the timing diagram that message interaction is carried out from clock.
In Fig. 4, T1 is the time that clock server (Master) sends sync message, and T2 is from clock (Slave)
The reception time of sync message is received, T3 is the time from the request of clock (Slave) message delay, T4
For clock server (Master) sends the time for postponing response message.If clock server (Master)
With the time deviation from clock (Slave) be Offset, message clock server (Master) with from when
Propagation delay time between clock (Slave) is Delay, and assumes that positive transmission link postpones and reverse transfer chain
Road delay is equal, then have：
T2=T1+Delay+Offset； (1)
T4=T3+Offset-Delay； (2)
According to formula (1) and formula (2), can obtain：
Offset=((T4-T3)-(T2-T1))/2；Delay=((t4-t3)+(t2-t1))/2.
It is thus possible to the every group of time data (T1-T4) that will be collected is updated to formula
In Offset=((T4-T3)-(T2-T1))/2, each clock server is calculated with the time deviation from clock
Offset。
S14, time deviation is compensated from clock, so that same with the clock of each clock server from clock
Step.
Specifically, using PID (Proportional Integral Differential, PID) from clock
Control algolithm to different state of a controls under multiple time deviation data process, obtain PID control ginseng
Number and a time deviation data；Then voltage-controlled voltage is calculated according to pid control parameter；Then according to
Voltage-controlled voltage adjusts crystal oscillator frequency so that from the Frequency Synchronization of clock and each clock server；Finally according to
The time deviation data for obtaining carry out time bias so that from the clock of clock and each clock server
It is synchronous, so that keeping the frequency and phase with clock server time consistency from clock.From clock root
Caught in free-running operation, soon according to different time deviation data, lock and switch successively under three state of a controls.
Data processing is carried out for prior art using pid control algorithm, be will not be repeated here.
Assuming that gathering a number of data using the single clock server sync mode of prior art, need to use
When t；When the data of equal number are gathered using multi-clock server sync mode of the invention, if when
Clock number of servers is N (N >=), then only need used time t/N.For example, when clock number of servers is 2,
Then used time t/2；When clock number of servers is 3, then used time t/3.So as to substantially reduce clock lock
Duration.
The clock synchronizing method of the embodiment of the present invention, by using multi-clock server sync mode so that
Message interaction can be carried out with multiple clock servers simultaneously from clock, the multiple clock servers of collection are provided
Data, so as to accelerate acquisition speed, substantially reduce clock lock duration, and without to many
Individual clock server carries out specific deployments, is conducive to the flexible deployment of clock server, and master/backup clock is taken
The switching of business device can also reach the requirement of smoothing processing.
Embodiment two
Referring to Fig. 5, the clock synchronizing method of second embodiment of the invention is proposed, the present embodiment is with from clock
LTE base station, clock server are described for 1588 clock servers and to be described in detail as a example by two
Method is comprised the following steps：
S21, LTE base station configuration are based on two clock synchronization parameters of 1588 clock servers.
Specifically, two 1588 clock servers (the emerging NT8200 as in) lock GPS, and acquiescence
Two time Complete Synchronizations of 1588 clock servers.The clock synchronization parameters of LTE base station configuration, including
Two clock chain circuits, as every one 1588 clock server configures a clock chain circuit, and is two clocks
Link configuration identical is given out a contract for a project interval.For example, synchronous (Sync) message is configured to send one every 2 seconds
It is secondary, postpone request (Delay_req) message and be configured to be sent once every 1/16 second, delayed response
(Delay_resp) message is configured to be sent once every 1/16 second.
S22, LTE base station carry out message friendship with two 1588 clock servers by corresponding clock chain circuit
Mutually, the time data that two 1588 clock servers are provided is gathered.
In this step S22, LTE base station carries out message interaction with two 1588 clock servers respectively, adopts
Collect the time data that each 1588 clock server is provided, its specific gatherer process is as shown in Figure 6：
S221,1588 clock servers 1 and 1588 clock servers 2 respectively by clock chain circuit 1 and when
Clock link 2 sends sync message to LTE base station, and is embedded in the time stamp T 11 and T21 of delivery time.
It is same that S222, LTE base station 1588 clock servers 1 of reception and 1588 clock server 2 send
Step message, obtains transmission time T11 and T21, records reception time T12 and T22.
S223, LTE base station are respectively by clock chain circuit 1 and clock chain circuit 2 to 1588 clock servers 1
Sent with 1588 clock server 2 and postpone request message, and record the time T13 for sending and postponing request message
And T23.
S224,1588 clock servers 1 and 1588 clock servers 2 respectively by clock chain circuit 1 and when
Clock link 2 sends delayed response message to LTE base station, and is embedded in the time stamp T 14 and T24 of delivery time.
What S225, LTE base station 1588 clock servers 1 of reception and 1588 clock server 2 sent prolongs
Slow response message, obtains transmission time T14 and T24.
Transmission time T11 of aforementioned synchronization message, the reception time T12 of sync message, delay request message
Transmission time T13 and postpone response message transmissions time T14 be LTE base station gather 1588
The time data that clock server 1 is provided；Transmission time T21 of aforementioned synchronization message, sync message connect
The transmission time T24 of T22, the transmission time T23 for postponing request message and delay response message between the time receiving
The time data that 1588 clock server 2 of as LTE base station collection is provided.
S23, LTE base station calculate two 1588 clock servers and LTE according to the time data of collection
The time deviation of base station.
Specifically, the time deviation for setting 1588 clock servers 1 with LTE base station is Offset1, message
Propagation delay time between 1588 clock servers 1 and LTE base station is Delay1,1588 clock services
Device 2 is Offset2 with the time deviation of LTE base station, and message is in 1588 clock servers 2 and LTE bases
Propagation delay time between standing is Delay2, the then time deviation for being derived according to step S13 in first embodiment
With propagation delay time computing formula, have：
Offset1=((T14-T13)-(T12-T11))/2, Delay1=((t14-t13)+(t12-t11))/2；
Offset2=((T24-T23)-(T22-T21))/2, Delay2=((t24-t23)+(t22-t21))/2.
S24, LTE base station are compensated to time deviation, so that LTE base station and two 1588 clocks clothes
The clock synchronization of business device.
Specifically, LTE base station using pid control algorithm to different state of a controls under multiple time deviations
Data are processed, and obtain pid control parameter and a time deviation data；Then according to PID control
Parameter calculates voltage-controlled voltage；Crystal oscillator frequency is adjusted then according to voltage-controlled voltage so that from clock and two
The Frequency Synchronization of 1588 clock servers；Time benefit is carried out finally according to the time deviation data for obtaining
Repay so that synchronous with the clock of two 1588 clock servers from clock, so that LTE base station keeps
With the frequency and phase of 1588 clock server time consistencies.LTE base station is according to different time deviation numbers
According in free-running operation, soon catch, lock and switch successively under three state of a controls.Entered using pid control algorithm
Row data are processed as prior art, will not be repeated here.
Assuming that gathering a number of data using the single clock server sync mode of prior art, need to use
When t；When the data of equal number are gathered using the doubleclocking server sync mode of the present embodiment, then only
Used time t/2 is needed, clock lock duration is substantially reduced.
Embodiment three
Referring to Fig. 7, the clock system of third embodiment of the invention is proposed, the system includes that the whole world is fixed
Position system (GPS) 400, clock server 300, interchanger (Switch) 200 and from clock 100,
Clock server 300 has n (n >=2) individual, and locks GPS400, each clock server 300 when
Between Complete Synchronization, each clock server 300 is connected from clock 100 by interchanger 200, from clock 100
Can for one, it is two or more.
From clock 100：For configuring the clock synchronization parameters based at least two clock servers 300, should
Clock synchronization parameters include at least two clock chain circuits, and each clock server 300 corresponds to a clock chain circuit,
There is each clock chain circuit identical to give out a contract for a project interval.
Clock server 300：For by corresponding clock chain circuit with carry out message interaction from clock 100.
Specifically, clock server 300 sends synchronous report by corresponding clock chain circuit to from clock 100
Text, and stamp or be embedded in the timestamp of delivery time.Clock server 300 is received to be sent out from clock 100
After the delay request message for sending, delay response message is sent to from clock 100 by corresponding clock chain circuit,
And stamp or be embedded in the timestamp of delivery time.
It is additionally operable to from clock 100：Message is carried out by corresponding clock chain circuit with each clock server 300
Interaction, gathers the time data that each clock server 300 is provided；Time data according to collection is calculated
Each clock server 300 and time deviation from clock, and compensated to time deviation so that from when
Clock 100 is synchronous with the clock of each clock server 300.
Specifically, receiving what each clock server 300 was sent by corresponding clock chain circuit from clock 100
Sync message, obtains the time that each clock server 300 sends sync message, and record receives synchronization
The time of message；Sent to each clock server 300 by corresponding clock chain circuit and postpone request message,
And record the time for sending and postponing request message；Each clock server 300 is received by corresponding clock chain
The delayed response message that road sends, and obtain the time that each clock server 300 sends delayed response message.
Wherein, when sending time, the reception time of sync message, postponing the transmission of request message of sync message
Between and postpone transmission time of response message and be time data from the collection of clock 100, when there is n (n >=2)
During individual clock server 300, the such time data of n groups is then collected from clock 100.
Each clock server 300 is calculated according to formula Offset=((T4-T3)-(T2-T1))/2 from clock 100
With the time deviation from clock 100；Wherein, Offset represents time deviation, and T4 represents clock server
300 times for sending delayed response message, T3 represents the time for being sent from clock 100 and postponing request message,
T2 represents the time that sync message is received from clock 100, and T1 represents clock server 300 and sends synchronization
The time of message.
Time deviation is compensated specially from clock 100：Using pid control algorithm to different controls
Multiple time deviation data under state are processed, and obtain pid control parameter and a time deviation number
According to；Voltage-controlled voltage is calculated according to pid control parameter；Crystal oscillator frequency is adjusted according to voltage-controlled voltage so that
From the Frequency Synchronization of clock 100 and each clock server 300；According to the time deviation data for obtaining
Carry out time bias so that synchronous with the clock of each clock server 300 from clock 100, so that
The frequency and phase with the time consistency of clock server 300 are kept from clock 100.From the basis of clock 100
Different time deviation data catch in free-running operation, soon, lock three state of a controls under switch successively.Profit
It is prior art to carry out data processing with pid control algorithm, be will not be repeated here.
Further, clock server 300 is preferably 1588 clock servers, can be from clock 100
Base station, such as LTE base station.In clock system as shown in Figure 8,1588 clock servers 310 have
Two, two 1588 clock servers 310 lock GPS400, and by the linker of interchanger 200
Stand 110, base station 110 can for one, it is two or more.In clock system as shown in Figure 9,
1588 clock servers 310 have multiple, and multiple 1588 clock servers 310 lock GPS400, many
Individual 1588 clock server 310 is connected by interchanger 110 with one, two or more base stations 110.
It should be appreciated that the clock system that above-described embodiment is provided belongs to clock synchronizing method embodiment
Same design, it implements the technical characteristic that process referred in embodiment of the method, and embodiment of the method and exists
Corresponded in system embodiment and be applicable, repeated no more here.
The clock system of the embodiment of the present invention, by using multi-clock server sync mode so that
Message interaction, the multiple clock clothes of collection can be carried out with multiple clock servers 300 simultaneously from clock 100
The data that business device 300 is provided, so as to accelerate acquisition speed, substantially reduce clock lock duration,
And without carrying out specific deployments to multiple clock servers 300, be conducive to the flexible of clock server 300
Deployment, the switching to master/backup clock server can also reach the requirement of smoothing processing.
Example IV
Referring to Figure 10, the clock synchronization apparatus of fourth embodiment of the invention are proposed, before described device is applied to
State from clock, including configuration module 101, acquisition module 102, computing module 103 and processing module 104,
Wherein：
Configuration module 101：For configure based at least two clock servers clock synchronization parameters, this when
Clock synchronization parameter includes at least two clock chain circuits, one clock chain circuit of each clock server correspondence, when each
There is clock link identical to give out a contract for a project interval.
Acquisition module 102：For carrying out message interaction by corresponding clock chain circuit with each clock server,
Gather the time data that each clock server is provided.
Specifically, acquisition module 102 is as shown in figure 11, including：
First collecting unit 1021, for receiving what each clock server was sent by corresponding clock chain circuit
Sync message, obtains the time that each clock server sends sync message, and record receives sync message
Time；
Second collecting unit 1022, is postponed for being sent to each clock server by corresponding clock chain circuit
Request message, and record the time for sending and postponing request message；Each clock server is received by corresponding
The delayed response message that clock chain circuit sends, and obtain each clock server send delayed response message when
Between.
Wherein, the hair for sending time, the reception time of sync message, postponing request message of sync message
Send the time and postpone the time data of the transmission time as collection of acquisition module 102 of response message, when there is N
During (N >=2) individual clock server, acquisition module 102 then collects time data as N groups.
Computing module 103：For according to the time data of collection calculate each clock server with from clock
Time deviation.
Specifically, computing module 103 calculates each clock according to formula Offset=((T4-T3)-(T2-T1))/2
Server and the time deviation from clock；Wherein, Offset represents time deviation, and T4 represents clock
Server sends the time of delayed response message, and T3 represents the second collecting unit 1022 of acquisition module 102
The time for postponing request message is sent, the first collecting unit 1021 that T2 represents acquisition module 102 is received
The time of sync message, T1 represents the time that clock server sends sync message.
Processing module 104：For being compensated to multiple time deviations, so that from clock and each clock service
The clock synchronization of device.
Specifically, processing module 104 using pid control algorithm to different state of a controls under multiple times
Deviation data is processed, and obtains pid control parameter, and voltage-controlled voltage is calculated according to pid control parameter,
Crystal oscillator frequency is adjusted according to voltage-controlled voltage so that from the Frequency Synchronization of clock and each clock server, according to
The time deviation data for obtaining carry out time bias so that from the clock of clock and each clock server
It is synchronous, so that keeping the frequency and phase with clock server time consistency from clock.From clock root
Caught in free-running operation, soon according to different time deviation data, lock and switch successively under three state of a controls.
Data processing is carried out for prior art using pid control algorithm, be will not be repeated here.
Alternatively, it is base station, such as LTE base station from clock, clock server is 1588 clock servers.
It should be appreciated that the clock synchronization apparatus that above-described embodiment is provided belong to clock synchronizing method embodiment
Same design, it implements the technical characteristic that process referred in embodiment of the method, and embodiment of the method and exists
Corresponded in device embodiment and be applicable, repeated no more here.
The clock synchronization apparatus of the embodiment of the present invention, by configure based at least two clock servers when
Clock synchronization parameter so that can carry out message interaction with multiple clock servers simultaneously from clock, gather many
The data that individual clock server is provided, so as to accelerate acquisition speed, substantially reduce clock lock
Duration, and without carrying out specific deployments to multiple clock servers, be conducive to the flexible portion of clock server
Administration, the switching to master/backup clock server can also reach the requirement of smoothing processing.
One of ordinary skill in the art will appreciate that, realize all or part of step in above-described embodiment method
The hardware of correlation can be controlled to complete by program, described program can be stored in a computer-readable
Take in storage medium, described storage medium can be ROM/RAM, disk, CD etc..
It should be appreciated that these are only the preferred embodiments of the present invention, it is impossible to therefore limit of the invention
The scope of the claims, the equivalent structure or equivalent process that every utilization description of the invention and accompanying drawing content are made becomes
Change, or be directly or indirectly used in other related technical fields, be similarly included in patent of the invention
In protection domain.
Claims (10)
1. a kind of clock synchronizing method, it is characterised in that including step：
From clock clock synchronization parameters of the configuration based at least two clock servers, the clock is synchronously joined
Number includes at least two clock chain circuits, and there is each clock chain circuit identical to give out a contract for a project interval；
Described to carry out message interaction by corresponding clock chain circuit with each clock server from clock, collection is each
The time data that clock server is provided；
It is described from clock according to collection time data calculate each clock server with it is described from clock when
Between deviation, and multiple time deviations are compensated, so that described from clock and each clock server
Clock synchronization.
2. clock synchronizing method according to claim 1, it is characterised in that it is described from clock with it is each
Clock server carries out message interaction by corresponding clock chain circuit, gather that each clock server provides when
Between data, including：
It is described to receive the sync message that each clock server is sent by corresponding clock chain circuit from clock, obtain
Take the time that each clock server sends the sync message, and record receive the sync message when
Between；
Described transmission to each clock server by corresponding clock chain circuit from clock postpones request message, and
Record sends the time for postponing request message；
It is described to receive the delayed response report that each clock server is sent by corresponding clock chain circuit from clock
Text, and obtain the time that each clock server sends the delayed response message.
3. clock synchronizing method according to claim 2, it is characterised in that it is described from clock according to
The time data of collection calculates each clock server to be included with described from the time deviation of clock：
It is described from clock according to formula Offset=((T4-T3)-(T2-T1))/2 calculate each clock server with
The time deviation from clock；
Wherein, Offset represents the time deviation, and T4 represents the clock server and sends the delay
The time of response message, T3 represents the time that the delay request message is sent from clock, and T2 is represented
The time that the sync message is received from clock, T1 represents the clock server and sends described same
Walk the time of message.
4. clock synchronizing method according to claim 1, it is characterised in that to multiple times
Deviation compensate including：
Using pid control algorithm to different state of a controls under multiple time deviations process, obtain PID
Control parameter and a time deviation；
Voltage-controlled voltage is calculated according to the pid control parameter；
According to the voltage-controlled voltage adjustment crystal oscillator frequency so that the frequency from clock and each clock server
Rate synchronization；
One time deviation according to obtaining carries out time bias so that described from clock and each clock
The clock synchronization of server.
5. the clock synchronizing method according to claim any one of 1-4, it is characterised in that it is described from
Clock is LTE base station, and the clock server is 1588 clock servers.
6. a kind of clock synchronization apparatus, are applied to from clock, it is characterised in that including configuration module, adopt
Collection module, computing module and processing module, wherein：
The configuration module, for configuring the clock synchronization parameters based at least two clock servers, institute
Clock synchronization parameters are stated including at least two clock chain circuits, there is each clock chain circuit identical to give out a contract for a project interval；
The acquisition module, for carrying out message interaction by corresponding clock chain circuit with each clock server,
Gather the time data that each clock server is provided；
The computing module, for according to collection time data calculate each clock server with it is described from
The time deviation of clock；
The processing module, for being compensated to multiple time deviations so that it is described from clock with
The clock synchronization of each clock server.
7. clock synchronization apparatus according to claim 6, it is characterised in that the acquisition module bag
Include：
First collecting unit, for receiving the synchronization that each clock server is sent by corresponding clock chain circuit
Message, obtains the time that each clock server sends the sync message, and record receives the synchronization
The time of message；
Second collecting unit, request is postponed for being sent to each clock server by corresponding clock chain circuit
Message, and record the time for sending the delay request message；Each clock server is received by corresponding
The delayed response message that clock chain circuit sends, and obtain each clock server transmission delayed response message
Time.
8. clock synchronization apparatus according to claim 7, it is characterised in that the computing module is used
In：
Each clock server is calculated with described from clock according to formula Offset=((T4-T3)-(T2-T1))/2
Time deviation；
Wherein, Offset represents the time deviation, and T4 represents the clock server and sends the delay
The time of response message, T3 represents second collecting unit and sends the time for postponing request message,
T2 represents the time that first collecting unit receives the sync message, and T1 represents the clock service
Device sends the time of the sync message.
9. clock synchronization apparatus according to claim 6, it is characterised in that the processing module is used
In：
Using pid control algorithm to different state of a controls under multiple time deviations process, obtain PID
Control parameter and a time deviation, calculate voltage-controlled voltage, according to institute according to the pid control parameter
State voltage-controlled voltage adjustment crystal oscillator frequency so that the Frequency Synchronization from clock and each clock server, root
Time bias is carried out according to the one time deviation for obtaining so that described from clock and each clock server
Clock synchronization.
10. clock synchronization apparatus according to claim any one of 6-9, it is characterised in that it is described from
Clock is LTE base station, and the clock server is 1588 clock servers.
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510973345.XA CN106911414A (en) | 2015-12-22 | 2015-12-22 | Clock synchronizing method and device |
| PCT/CN2016/096268 WO2017107519A1 (en) | 2015-12-22 | 2016-08-22 | Clock synchronization method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510973345.XA CN106911414A (en) | 2015-12-22 | 2015-12-22 | Clock synchronizing method and device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106911414A true CN106911414A (en) | 2017-06-30 |
Family
ID=59088961
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510973345.XA Withdrawn CN106911414A (en) | 2015-12-22 | 2015-12-22 | Clock synchronizing method and device |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN106911414A (en) |
| WO (1) | WO2017107519A1 (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109699068A (en) * | 2017-10-20 | 2019-04-30 | 阿里巴巴集团控股有限公司 | A kind of base station synchronization method and device |
| CN110351164A (en) * | 2019-07-17 | 2019-10-18 | 深圳华锐金融技术股份有限公司 | Time delay measure, device, computer equipment and storage medium |
| WO2020024867A1 (en) * | 2018-07-29 | 2020-02-06 | 华为技术有限公司 | Method and apparatus for correcting time synchronization deviation, terminal, and access layer device |
| CN111224734A (en) * | 2020-04-16 | 2020-06-02 | 成都坤恒顺维科技股份有限公司 | Synchronization system for large-scale acquisition array |
| CN113377009A (en) * | 2021-08-16 | 2021-09-10 | 湖南大学 | Adaptive synchronous sampling control method and system based on pulsar signals |
| CN116567798A (en) * | 2023-05-26 | 2023-08-08 | 重庆智铸达讯通信有限公司 | Clock synchronization processing method and device for 5G millimeter wave base station and electronic equipment |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112486010B (en) * | 2020-11-25 | 2023-02-14 | 天津凯发电气股份有限公司 | Time service method for urban rail transit traction power supply secondary equipment |
| CN114489236A (en) * | 2021-12-20 | 2022-05-13 | 联想(北京)有限公司 | Method, system and electronic equipment for realizing multi-clock synchronization |
| CN116846503B (en) * | 2023-08-02 | 2024-05-17 | 浙江海得智慧能源有限公司 | Data synchronization method, system and equipment for energy storage power station |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101834712A (en) * | 2010-04-19 | 2010-09-15 | 浙江大学 | Method for realizing accurate time synchronization by utilizing IEEE1588 protocol |
| CN104584467A (en) * | 2012-05-09 | 2015-04-29 | 马维尔以色列(M.I.S.L.)有限公司 | Clock synchronization using multiple network paths |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102291232B (en) * | 2011-09-01 | 2017-04-12 | 中兴通讯股份有限公司 | Clock synchronization method and device |
| US9184861B2 (en) * | 2013-10-01 | 2015-11-10 | Khalifa University of Science, Technology, and Research | Method and devices for synchronization |
-
2015
- 2015-12-22 CN CN201510973345.XA patent/CN106911414A/en not_active Withdrawn
-
2016
- 2016-08-22 WO PCT/CN2016/096268 patent/WO2017107519A1/en active Application Filing
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101834712A (en) * | 2010-04-19 | 2010-09-15 | 浙江大学 | Method for realizing accurate time synchronization by utilizing IEEE1588 protocol |
| CN104584467A (en) * | 2012-05-09 | 2015-04-29 | 马维尔以色列(M.I.S.L.)有限公司 | Clock synchronization using multiple network paths |
Cited By (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN109699068A (en) * | 2017-10-20 | 2019-04-30 | 阿里巴巴集团控股有限公司 | A kind of base station synchronization method and device |
| WO2020024867A1 (en) * | 2018-07-29 | 2020-02-06 | 华为技术有限公司 | Method and apparatus for correcting time synchronization deviation, terminal, and access layer device |
| US11503560B2 (en) | 2018-07-29 | 2022-11-15 | Huawei Technologies Co., Ltd. | Time synchronization offset adjustment method and apparatus, terminal, and access layer device |
| CN110351164A (en) * | 2019-07-17 | 2019-10-18 | 深圳华锐金融技术股份有限公司 | Time delay measure, device, computer equipment and storage medium |
| CN111224734A (en) * | 2020-04-16 | 2020-06-02 | 成都坤恒顺维科技股份有限公司 | Synchronization system for large-scale acquisition array |
| CN113377009A (en) * | 2021-08-16 | 2021-09-10 | 湖南大学 | Adaptive synchronous sampling control method and system based on pulsar signals |
| CN113377009B (en) * | 2021-08-16 | 2021-11-12 | 湖南大学 | Adaptive synchronous sampling control method and system based on pulsar signals |
| CN116567798A (en) * | 2023-05-26 | 2023-08-08 | 重庆智铸达讯通信有限公司 | Clock synchronization processing method and device for 5G millimeter wave base station and electronic equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2017107519A1 (en) | 2017-06-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106911414A (en) | Clock synchronizing method and device | |
| CN102104475B (en) | IEEE 1588-based synchronization system and synchronization method thereof | |
| CN100481795C (en) | Wireless sensor network time synchronization method and device based on error statistics | |
| CN101729180A (en) | Method and system for synchronizing precision clocks, and precision clock frequency/time synchronizing device | |
| KR101426325B1 (en) | Network element for a packet-switched network | |
| CN103763055B (en) | The method of precise synchronization time a kind of | |
| CN102082653B (en) | Method, system and device for clock synchronization | |
| Ren et al. | Self-correcting time synchronization using reference broadcast in wireless sensor network | |
| CN102983927B (en) | Time compensation method for master-slave clock timing based on IEEE 1588 protocol | |
| CN106357362B (en) | A kind of method for synchronizing time, device and PTP system | |
| CN103873224B (en) | Construction method for high-precision time synchronization system based on IP (internet protocol) network | |
| CN103259640B (en) | A kind of method and apparatus of lock in time | |
| CN103929293A (en) | Asymmetrically-delayed time synchronization method and system | |
| CN102546142A (en) | Frequency synchronous method of transparent clock and storage and forward method of synchronous messages | |
| CN105978652B (en) | Equipment, system and method at synchronous pair of Redundant Ethernet | |
| CN106130710B (en) | A kind of clock synchronizing method and system | |
| CN102469377A (en) | Ethernet passive optical network (EPON) system and method for realizing end-to-end transparent clock in system | |
| CN102739386A (en) | System and method to overcome wander accumulation to achieve precision clock distribution over large networks | |
| CN102263629A (en) | Method for time synchronization among boards, clock board and NE (network element) device | |
| Iwanicki et al. | Gossip-based clock synchronization for large decentralized systems | |
| CN106231669A (en) | The method of Time Synchronization for Wireless Sensor Networks | |
| CN103117829A (en) | Method or device for time synchronization and compensation between asymmetrical networks | |
| CN111953442A (en) | Quick high-precision time synchronization system | |
| US11835999B2 (en) | Controller which adjusts clock frequency based on received symbol rate | |
| CN103138865A (en) | Time synchronization method and time synchronization device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WW01 | Invention patent application withdrawn after publication |
Application publication date: 20170630 |
|
| WW01 | Invention patent application withdrawn after publication |