CN106887392A - The preparation method of semi-insulating polysilicon film - Google Patents

The preparation method of semi-insulating polysilicon film Download PDF

Info

Publication number
CN106887392A
CN106887392A CN201710169837.2A CN201710169837A CN106887392A CN 106887392 A CN106887392 A CN 106887392A CN 201710169837 A CN201710169837 A CN 201710169837A CN 106887392 A CN106887392 A CN 106887392A
Authority
CN
China
Prior art keywords
semi
preparation
insulating polysilicon
sih
polysilicon film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201710169837.2A
Other languages
Chinese (zh)
Inventor
周明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NANTONG MINGXIN MICROELECTRONICS CO Ltd
Original Assignee
NANTONG MINGXIN MICROELECTRONICS CO Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NANTONG MINGXIN MICROELECTRONICS CO Ltd filed Critical NANTONG MINGXIN MICROELECTRONICS CO Ltd
Priority to CN201710169837.2A priority Critical patent/CN106887392A/en
Publication of CN106887392A publication Critical patent/CN106887392A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C16/00Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes
    • C23C16/22Chemical coating by decomposition of gaseous compounds, without leaving reaction products of surface material in the coating, i.e. chemical vapour deposition [CVD] processes characterised by the deposition of inorganic material, other than metallic material
    • C23C16/24Deposition of silicon only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/298Semiconductor material, e.g. amorphous silicon

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Inorganic Chemistry (AREA)
  • General Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Formation Of Insulating Films (AREA)

Abstract

The invention provides a kind of preparation method of semi-insulating polysilicon film, comprise the following steps:With SiH4And N2O is used as reacting gas, N2As gas is carried, semi-insulating polysilicon thin film deposition is carried out in LPCVD systems, described reaction condition is as follows:1)Temperature:620‑650℃;2)Air pressure:66.5 Pa;3)SiH4Gas flow is 100sccm -120sccm;4)SiH4With N2The flow-rate ratio of O is 24:1.The preparation method of semi-insulating polysilicon film of the invention, the semi-insulating polysilicon film chemical stability of preparation very well, is particularly suitable for device passivation.

Description

The preparation method of semi-insulating polysilicon film
Technical field
The present invention relates to a kind of preparation method of semi-insulating polysilicon film, belong to technical field of semiconductors.
Background technology
Nineteen fifty-nine, American M.M. A Tala have studied silicon device surface exposure instability problem in an atmosphere, carry Going out heat growth silicon dioxide (SiO2) film has good surface passivation effect.Hereafter, silicon dioxide film is used widely.60 Mid-nineties 90, it has been found that silicon dioxide film can not completely diffusion from blocking harmful impurity (such as sodium ion) to silicon (Si) surface, Have a strong impact on the stability of MOS device.Kinds of surface passivating film growth technique is worked out later, wherein with phosphorosilicate glass (PSG), low temperature deposition silica, chemical gaseous phase deposition of silicon nitride (Si3N4), alundum (Al2O3) (Al2O3) and polyimides Deng the most applicable.
Directly the first passivation layer is commonly referred to the deielectric-coating of semiconductor contact.Typical media is thermally grown silica Film.Before metal layer is formed, the passivation layer of regrowth second on the first passivation layer, mainly by phosphorosilicate glass, low temperature deposition Silica etc. is constituted, and can absorb and stop that sodium ion spreads to silicon substrate.To make surface passivation protective effect more preferably and making gold Categoryization layer does not receive mechanical abrasion, in metallization layer regrowth third layer passivation layer.This third layer deielectric-coating can be phosphorus silicon Glass, low temperature deposition silica, chemical vapor deposition silicon nitride, alundum (Al2O3) or polyimides.This sandwich construction is blunt Change, be widely used mode in modern microelectronic technology.
Basic demand for passivation layer is:Contamination of the objectionable impurities to device surface can for a long time be prevented;Thermal coefficient of expansion Matched with silicon substrate;The growth temperature of film is low;The component and thickness evenness of passivating film are good;Pinhold density is relatively low and photoetching after Readily available gradual step.
Existing semiconductor passivation film is substantially all and belongs to dielectric film, and doing passivation layer with them is difficult to avoid that extra electric field Influence and the interference of movable charge, it is impossible to make semiconductor devices steady operation, partly led particularly with breakdown reverse voltage is higher Body device, problem is more prominent.
The content of the invention
The purpose of the present invention is to overcome the deficiencies in the prior art, there is provided a kind of preparation method of semi-insulating polysilicon film.
The preparation method of semi-insulating polysilicon film of the invention is as follows:With SiH4And N2O is used as reacting gas, N2As Gas is carried, semi-insulating polysilicon thin film deposition is carried out in LPCVD systems,
Described reaction condition is as follows:
1)Temperature:620-650℃;
2)Air pressure:66.5 Pa;
3)SiH4Gas flow is 100sccm -120sccm;
4)SiH4With N2The flow-rate ratio of O is 2-4:1.
Described LPCVD systems are horizontal reacting stove.
The preparation method of semi-insulating polysilicon film of the invention, the semi-insulating polysilicon film chemical stability of preparation is very It is good, it is particularly suitable for device passivation.
Specific embodiment
Embodiment 1
The preparation method of semi-insulating polysilicon film of the invention is as follows:With SiH4And N2O is used as reacting gas, N2As carrying Gas, carries out semi-insulating polysilicon thin film deposition in LPCVD systems,
Described reaction condition is as follows:
1)Temperature:620℃;
2)Air pressure:66.5 Pa;
3)SiH4Gas flow is 100sccm;
4)N2O gas flows are 50sccm;
Described LPCVD systems are horizontal reacting stove.
Embodiment 2
The preparation method of semi-insulating polysilicon film of the invention is as follows:With SiH4And N2O is used as reacting gas, N2As carrying Gas, carries out semi-insulating polysilicon thin film deposition in LPCVD systems,
Described reaction condition is as follows:
1)Temperature:640℃;
2)Air pressure:66.5 Pa;
3)SiH4Gas flow is 120sccm;
4)N2O gas flows are 30sccm;
Described LPCVD systems are horizontal reacting stove.
Embodiment 3
The preparation method of semi-insulating polysilicon film of the invention is as follows:With SiH4And N2O is used as reacting gas, N2As carrying Gas, carries out semi-insulating polysilicon thin film deposition in LPCVD systems,
Described reaction condition is as follows:
1)Temperature:650℃;
2)Air pressure:66.5 Pa;
3)SiH4Gas flow is 105sccm;
4)N2O gas flows are 35sccm;
Described LPCVD systems are horizontal reacting stove.

Claims (2)

1. the preparation method of semi-insulating polysilicon film, it is characterised in that comprise the following steps:With SiH4And N2O is used as reaction gas Body, N2As gas is carried, semi-insulating polysilicon thin film deposition is carried out in LPCVD systems;
Described reaction condition is as follows:
1)Temperature:620-650℃;
2)Air pressure:66.5 Pa;
3)SiH4Gas flow is 100sccm -120sccm;
4)SiH4With N2The flow-rate ratio of O is 2-4:1.
2. the preparation method of semi-insulating polysilicon film according to claim 1, it is characterised in that described LPCVD systems It is horizontal reacting stove to unite.
CN201710169837.2A 2017-03-21 2017-03-21 The preparation method of semi-insulating polysilicon film Pending CN106887392A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710169837.2A CN106887392A (en) 2017-03-21 2017-03-21 The preparation method of semi-insulating polysilicon film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710169837.2A CN106887392A (en) 2017-03-21 2017-03-21 The preparation method of semi-insulating polysilicon film

Publications (1)

Publication Number Publication Date
CN106887392A true CN106887392A (en) 2017-06-23

Family

ID=59182493

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710169837.2A Pending CN106887392A (en) 2017-03-21 2017-03-21 The preparation method of semi-insulating polysilicon film

Country Status (1)

Country Link
CN (1) CN106887392A (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102017085A (en) * 2008-05-02 2011-04-13 株式会社Eugene科技 Method for depositing of ultra fine grain poly silicon thin film
CN103540909A (en) * 2012-07-13 2014-01-29 无锡华润上华科技有限公司 LPCVD (Low Pressure Chemical Vapor Deposition) method of polycrystalline silicon
CN105568249A (en) * 2014-11-03 2016-05-11 气体产品与化学公司 Silicon-based films and methods of forming the same

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102017085A (en) * 2008-05-02 2011-04-13 株式会社Eugene科技 Method for depositing of ultra fine grain poly silicon thin film
CN103540909A (en) * 2012-07-13 2014-01-29 无锡华润上华科技有限公司 LPCVD (Low Pressure Chemical Vapor Deposition) method of polycrystalline silicon
CN105568249A (en) * 2014-11-03 2016-05-11 气体产品与化学公司 Silicon-based films and methods of forming the same

Similar Documents

Publication Publication Date Title
US11450771B2 (en) Semiconductor device and method for manufacturing same
CN102007597B (en) Low temperature thin film transistor process, device property, and device stability improvement
US7858536B2 (en) Semiconductor device and method for manufacturing semiconductor device
US9984868B2 (en) PEALD of films comprising silicon nitride
CN1894781B (en) Method for fabricating a nitrided silicon-oxide gate dielectric
US20190013207A1 (en) Etching method and residue removal method
CN101199044A (en) Method for silicon based dielectric chemical vapor deposition
JP2008507130A (en) Low temperature plasma chemical vapor deposition of silicon-nitrogen-containing films
US10431665B2 (en) Multiple-layer spacers for field-effect transistors
CN103828028A (en) Plasma etching method
JP6619703B2 (en) Etching method
JP3406250B2 (en) Method of forming silicon nitride based film
CN111370282B (en) Cleaning method of plasma enhanced chemical vapor deposition chamber
JP2008218734A (en) Vapor phase growth method and apparatus
CN105226022A (en) The formation method of semiconductor structure
CN106887392A (en) The preparation method of semi-insulating polysilicon film
US9093264B2 (en) Methods and apparatus for forming silicon passivation layers on germanium or III-V semiconductor devices
TWI824482B (en) Dry etching method
JP4224044B2 (en) Manufacturing method of semiconductor device
US20060121731A1 (en) Semiconductor manufacturing system and method for manufacturing a semiconductor device
TW506054B (en) Method for planarizing dielectric layer
KR100532741B1 (en) Method for forming an etch stop layer of semiconductor device
CN105097523A (en) Formation method of fin type field effect transistor
KR100212014B1 (en) Method of forming bpsg films of semiconductor device
TW487989B (en) Method of forming a silicon oxide layer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: 226600, Jiangsu province Nantong city Haian county old dam Town Industrial Park

Applicant after: Jiangsu Ming core microelectronic Limited by Share Ltd

Address before: 226600 Jiangsu city of Nantong province Haian County Binhai port old dam old dam District Town Industrial Park

Applicant before: Nantong Mingxin Microelectronics Co., Ltd.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20170623