CN106877892B - A kind of anti-interference reception circuit structure, method and apparatus - Google Patents
A kind of anti-interference reception circuit structure, method and apparatus Download PDFInfo
- Publication number
- CN106877892B CN106877892B CN201710083489.7A CN201710083489A CN106877892B CN 106877892 B CN106877892 B CN 106877892B CN 201710083489 A CN201710083489 A CN 201710083489A CN 106877892 B CN106877892 B CN 106877892B
- Authority
- CN
- China
- Prior art keywords
- power
- input signal
- attenuation
- signal power
- module
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/06—Receivers
- H04B1/10—Means associated with receiver for limiting or suppressing noise or interference
- H04B1/1027—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal
- H04B1/1036—Means associated with receiver for limiting or suppressing noise or interference assessing signal quality or detecting noise/interference for the received signal with automatic suppression of narrow band noise or interference, e.g. by using tuneable notch filters
Abstract
The present invention provides a kind of anti-interference reception circuit structure and method, and power detection module, power control module are connected between filter and amplifier；Power detection module, for detecting input signal power；Power control module stores predetermined power threshold value, judges whether input signal power testing result is more than predetermined power threshold value, and then carries out corresponding power attenuation processing to input signal power.The present invention can detect high reject signal, and by strong jamming power attenuation, avoiding generating amplifier saturation or non-linear distortion, improve the anti-strong signal of receiver and interfere intermodulation ability, protect and normally receive under strong jamming.
Description
Technical field
The present invention relates to wireless communication technology fields, and in particular to anti-interference reception circuit structure and method and device.
Background technique
When obstruction interference refers to that interference signal is more than the maximum power level that receiver can bear, cause receiver full
With, reception demodulation ability decline, or even can not normally receive.Obstruction interference is that the most serious one is influenced in wireless communication system
Kind interference, influences the dynamic range of receiver.Obstruction interference can be divided into the obstruction interference in radio frequency band and the obstruction outside radio frequency band
Interference, it is closely spaced between successive bands as wireless frequency spectrum utilization rate is higher and higher, especially in tdd systems, receive
Frequency interval 10MHz is sent out, launching frequency falls in frequency acceptance band, can not filter out by radio-frequency filter, then normal in terminal
When communication, once there is interfered with terminal high-power transmitting on side, it will be easy to barrage reception terminal, cause to receive
Terminal communication disruption, can not normal use, seriously affected client's usage experience.
Obstruction interference outside for radio frequency band, traditional method are to inhibit band using the high inhibition outside radio-frequency filter band
Outer strong barrage jamming signal makes radio-frequency front-end amplifier LNA (Lower noise Amplifier) to work in unsaturated state,
Improve the outer strong signal blocking interference performance of the anti-band of receiver.In order to improve the dynamic range of reception system, receiver would generally be
Automatic growth control AGC (Automatic Gain Control) is designed in intermediate-frequency circuit, i.e., software connects by calculating present frame
The signal strength after demodulation is received, reaches automatic growth control as judgment basis to control the gain that next frame receives circuit
Purpose.
The prior art is using radio-frequency filter filtering strong signal blocking interference, and defect is: 1, the strong signal in reception bandwidth
It is weak to block interference performance；2, radio-frequency front-end saturation distortion caused by strong signal is interfered can not be eliminated, caused by demodulation ability declines
Obstructing problem；3, it is also unable to improve strong signal interference simultaneously, caused anti-intermodulation ability decline is unable to improve system linear degree；
4, the hysteresis quality that furthermore intermediate frequency AGC is controlled, is unable to improve the strong signal blocking of first frame；5, the power of intermediate frequency AGC control
There are closed loop cycle oscillation problems for detection and gain control.
Summary of the invention
The present invention provides in a kind of field of communication technology, anti-interference reception circuit structure, method and apparatus be can detecte
Strong signal interference, and by guaranteeing normally receiving under strong jamming to strong jamming power attenuation.
A kind of anti-interference reception circuit provided by the invention, comprising: receiving antenna, filter, amplifier and medium frequency electric
Road.It is connected between filter and amplifier: power detection module, power control module；Power detection module, with filter
Signal output end connection, be sent to power control for detecting input signal power, and by input signal power testing result
Module；Power control module is connected between filter and amplifier, is stored predetermined power threshold value, is judged input signal function
Whether rate testing result is more than predetermined power threshold value；If input signal power testing result is more than threshold value, then to input
Signal power carries out power attenuation processing, after completing decaying, carries out decaying reset.
A kind of reception circuit anti-interference method, comprising: processor real-time detection input signal power, comparator input signal function
Rate testing result and predetermined power threshold value；When input signal power testing result is more than predetermined power threshold value, processor
It controls attenuation module and attenuation processing is carried out to input power of information；Processor controls attenuation module and completes decaying, to attenuation module
It is resetted.
A kind of receiver, reception circuit are anti-interference reception circuit of the present invention.
It is connected at the radio circuit front end of receiver, uses the power control module feelings excessive to input signal power
Condition carries out decaying and allows a receiver to processing with the interference of interior strong signal, by guaranteeing to strong jamming power of information adjustable attenuation
Jamming power is saturated amplifier LNA, does not generate non-linear distortion, substantially reduces intermodulation component, improves the anti-strong letter of receiver
Number Intermodulation Interference ability, i.e. raising system linear degree.And then eliminate radio-frequency front-end saturation and caused by obstructing problem；Scheme simultaneously
It fulfils interference processing ahead of schedule before receiving time slot valid data, avoids booting first frame strong signal interference blocking；And each frame
Interference processing is all carried out, there is real-time, property after avoiding interference control full；In addition, by carrying out power detection before decaying,
It avoids that closed loop cycle oscillation occurs in " intermediate frequency AGC control program ".
Detailed description of the invention
In order to more clearly explain the embodiment of the invention or the technical proposal in the existing technology, to embodiment or will show below
There is attached drawing needed in technical description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
The some embodiments recorded in invention, for those of ordinary skill in the art, without creative efforts,
It is also possible to obtain other drawings based on these drawings.
Fig. 1 is prior art receiver architecture block diagram；
Fig. 2 is receiver architecture of embodiment of the present invention block diagram one, hardware schematic；
Fig. 3 is receiver architecture of embodiment of the present invention block diagram two, hardware schematic；
Fig. 4 is receiver architecture of embodiment of the present invention block diagram three, hardware schematic；
Fig. 5 is receiver architecture of embodiment of the present invention block diagram four, hardware schematic；
Fig. 6 is receiver architecture of embodiment of the present invention block diagram five, hardware schematic；
Fig. 7 is software control of embodiment of the present invention flow diagram one；
Fig. 8 is software control of embodiment of the present invention flow diagram two；
Fig. 9 is control signal frame schematic diagram of the embodiment of the present invention.
Specific embodiment
The present invention provides in a kind of field of communication technology, jamproof circuit structure, method and device, Ke Yijian are received
Strong signal interference is surveyed, and by guaranteeing normally receiving under strong jamming to strong jamming power attenuation.
Technical solution in order to enable those skilled in the art to better understand the present invention, below in conjunction with of the invention real
The attached drawing in example is applied, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described implementation
Example is only a part of the embodiment of the present invention, instead of all the embodiments.Based on the embodiments of the present invention, this field is common
Technical staff's every other embodiment obtained without making creative work, all should belong to protection of the present invention
Range.
It is existing implementation referring to Fig. 1, when strong signal is interfered, such as 103 output power of bandpass filter (BPF)+
8dBm, then 104 input power of amplifier (LNA) is exactly+8dBm, and the saturation input power of amplifier 104 is -2dBm, that
This jamming power is much larger than the saturation input power of amplifier 104, and amplifier 104 generates non-linear distortion, jamming receiver.
Anti-interference reception circuit structure provided in an embodiment of the present invention and method can be applied to wireless communication technology field
In, such as communication equipment reception circuit part.
It referring to fig. 2, is the functional block diagram of embodiment one provided by the invention, the present embodiment will be with reference to Fig. 2 to of the invention real
The specific implementation for applying example one is described.
It is a kind of anti-interference reception circuit for embodiment one provided by the invention, as shown in Figure 2, comprising: receiving antenna
201, filter 202, amplifier 205 and intermediate-frequency circuit 206 are connected between filter 202 and amplifier 205: power inspection
Survey module 203, power control module 204.
Power detection module 203 is connect with the signal output end of filter 202, for detecting input signal power, and will
Input signal power testing result is sent to power control module 204；
Power control module 204 is connected between filter 202 and amplifier 205, is stored predetermined power threshold value, is sentenced
Whether disconnected input signal power testing result is more than predetermined power threshold value；If input signal power testing result is more than thresholding
Value then carries out power attenuation processing to input signal power, after completing decaying, carries out decaying reset.
Before power detection module 203 is placed on power control module 204 by the embodiment of the present invention, real-time detection power, no
By influence of fading, avoid forming closed loop cycle oscillation between detection power and decaying.The intermediate frequency AGC of existing scheme is controlled, power
Detection module is exactly after power control module, and being in the presence of the power detected thus is not realtime power after the attenuation,
It is easy to happen closed loop cycle oscillation.
The anti-interference reception circuit improves the anti-strong signal Intermodulation Interference ability of receiver, improves system linear degree；Utilize function
Rate detection module 203 detects strong signal, and strong signal is decayed to the saturation less than amplifier 205 using power control module 204
Incoming level then substantially reduces intermodulation component, and anti-intermodulation ability, which improves, namely improves system linear degree.
Further, if input signal power testing result is less than threshold value, not to input signal power at
Reason.
There are many kinds of the modes for not carrying out processing specific implementation to input signal power, present embodiments provides not to input
A kind of implementation that signal power is handled, comprising: power control module 204 includes processor and attenuation module, including
Processor control attenuation module does not decay to input signal power, and attenuation module does not start input signal power decaying；Or
It is shorted power control module, directly output input signal power.
Wherein, attenuation module can be numerical-control attenuator, can also be made of the discrete device for having attenuation function.
It is the functional block diagram of embodiment two provided by the invention referring to Fig. 3, the present embodiment will be with reference to Fig. 3 to of the invention real
The specific implementation for applying example two is described.
In the present embodiment, filter is realized jointly by multiple low-pass filters and bandpass filter, reality provided by the invention
It is as shown in Figure 3 to apply a kind of anti-interference reception circuit of example two, comprising: receiving antenna 304, low-pass filter 305, the first bandpass filtering
Device 307, amplifier 308, the second bandpass filter 309 and intermediate-frequency circuit 312, in the first bandpass filter 307 and amplifier 308
Between be connected with: power detection module 302, power control module 303.
Power detection module 302, power control module 303, amplifier 308 constitute the automatic gain control of digital-analog mixed type radio frequency
RFAGC301 (Radio-frequency Automatic Gain Control) processed；It is interfered when receiving strong signal blocking, so that
The amplifier 308 and frequency mixer 310 of receiver radio frequency front end are saturated, and generate non-linear distortion, cause to receive demodulation ability decline
And block, then this strong signal blocking interference of elimination that can be preparatory by this digital-analog mixed type RFAGC301.The present invention
Using radio frequency automatic growth control RFAGC301, it can not only handle and be interfered with outer strong signal, moreover it is possible to processing is interfered with interior strong signal,
The high-power transmitting barrage reception terminal problem of interfered with terminal can be substantially improved.This RFAGC is for the strong signal in reception bandwidth
Interference is inhibited by power detection and decaying.
Power detection module 302 is connect, for detecting input signal with the signal output end of the first bandpass filter 307
Power, and input signal power testing result is sent to power control module 303；Wherein power detection module 302 includes width
Band high-precision signal couples branch 321, wave detector Detector322, analog-digital converter ADC323；Its middle width strip high-precision signal
Couple branch 321, connection signal input terminal, for from receives link coupled signal energy to branch；Wave detector 322, connection are wide
Band high-precision signal couples 321 output end of branch, for carrying out detection processing, output detection electricity to the signal of coupling branch output
Pressure；The analog voltage signal that wave detector 322 exports is converted to number by analog-digital converter ADC323,322 output end of tie geophone
Word voltage signal, and input signal power testing result is sent to 303. broadband high-precision signal of power control module coupling branch
Road 321 can guarantee accurately detect different frequency signals, this requirement is not achieved in common coupling circuit；It can in embodiment
By a resistance from main circuit coupled signal energy, resistance coupling is all constant for very wide frequency band coupling amount, has broadband
Property and accuracy；In addition to resistance, coupled capacitor can also be, but there are frequency response, different frequency coupling amount meetings for capacitive coupling
Different, broadband application when, will make coupling amount difference big, detection power inaccuracy, and coupling branch 321 is preferred in embodiment
Resistance.
Power control module 303 is connected between the first bandpass filter 307 and amplifier 308, stores predetermined power door
Limit value judges whether input signal power testing result is more than predetermined power threshold value；If input signal power testing result
More than threshold value, then power attenuation processing is carried out to input signal power, after completing decaying, carries out decaying reset.Power control
Module 303 includes Digital Signal Processing DSP331, attenuation module 332；
Wherein processor 331 connect analog-digital converter ADC323 output end, export number for sampling analog-digital converter 332
Word voltage signal, and input signal power is obtained, predetermined power threshold value is stored, the calculated input of power detection module is believed
Number power is compared with predetermined power threshold value, if input signal power is less than threshold value, not to input signal function
Rate is handled, comprising: processor 331 controls attenuation module 332 and do not decay to input signal power, or is shorted power control
Molding block 303, directly output input signal power；If input signal power is more than threshold value, then the control of processor 331 decaying
Module 332 carries out attenuation processing to input signal power；Attenuation module 332 connects processor 323, is instructed according to processor 323
The decaying of starting input signal power is resetted；If processor requirement attenuation module not to input signal power at
Reason does not start input signal power decaying then.According to high reject signal watt level, the decaying control of differential declines gear is carried out
System, jamming power is bigger, decaying it is bigger, it is therefore an objective to guarantee jamming power cannot make amplifier 308 be saturated, eliminate radio-frequency front-end
Saturation and caused by obstructing problem.
Wherein attenuation module 332 is numerical-control attenuator ATT perhaps fixed attenuator or use diode, resistance capacitance
Equal discrete devices go to constitute a discrete device attenuator.Wherein discrete device attenuator is discrete by diode, resistance capacitance etc.
Device is constituted, and specific implementation circuit is shown in Fig. 6, including (first) resistance 601, inductance 602, PIN diode 603, first capacitor
604, the second capacitor 605, third capacitor 606, digital analog converter 607,607 one end of digital analog converter connects processor 331, digital-to-analogue
607 other end of converter connects resistance 601, and resistance 601 connects inductance one end 602, and 602 other end of inductance connects PIN diode
603 anodes, and are attempted by main circuit simultaneously, 603 cathode of PIN diode ground connection, and the is connected among resistance 601 and inductance 602
One capacitor 604, first capacitor 604 are grounded；The second capacitor 605 and third electricity are connected among bandpass filter 307 and amplifier 308
Hold 606, the second capacitor 605 is of coupled connections with prime bandpass filter 307, third capacitor 606 and 308 company of coupling of post-amplifier
It connects, processor 331 is connected by the output voltage control PIN diode 603 of control digital analog converter 607, realizes main circuit the
The power attenuation of two capacitors, 605 coupling input signal, and post-amplifier 308 is coupled to by third capacitor 606.
According to high reject signal watt level, numerical-control attenuator or discrete device attenuator carry out declining for differential declines gear
Down control, jamming power is bigger, decaying it is bigger, it is therefore an objective to guarantee jamming power cannot make amplifier LNA be saturated, eliminate radio frequency
Front end saturation and caused by obstructing problem.The anti-strong signal blocking interference performance of receiver is improved, dynamic range is improved；This RFAGC
Radio-frequency front-end be it is high-power to strong signal bring decay, will not cause before radio frequency under saturation distortion and demodulation ability
Obstructing problem caused by drop；
Before power detection module 302 is placed on power control module 303 by the embodiment of the present invention, real-time detection power, no
By influence of fading, avoid forming closed loop cycle oscillation between detection power and decaying.The intermediate frequency AGC of existing scheme is controlled, power
Detection module is exactly after power control module, and being in the presence of the power detected thus is not realtime power after the attenuation,
It is easy to happen closed loop cycle oscillation.
The anti-interference reception circuit improves the anti-strong signal Intermodulation Interference ability of receiver, improves system linear degree；Strong signal
Intermodulation Interference, signal level are more than the saturation incoming level of amplifier LNA308, are saturated amplifier LNA308, are generated non-linear
Distortion, intermodulation component increase.Strong signal decayed to using digital-analog mixed type RFAGC301 the saturation less than amplifier LNA308
Incoming level then substantially reduces intermodulation component.For example, amplifier LNA308, when close to saturation state, interference signal decays
3dB, then intermodulation component reduces 9dB.Here it is digital-analog mixed type RFAGC301 to improve the anti-strong signal Intermodulation Interference ability of receiver,
Anti- intermodulation ability, which improves, namely improves system linear degree.
Analysis based on Fig. 3 or more illustrates the embodiment of the present invention two, when strong signal interference, such as bandpass filter
307 (BPF1) output power+8dBm are -15dBm, coupling by coupling branch 321 and being coupled in high precision from the power that primary link couples
The problem of conjunction branch 321 selects resistance herein, and resistance sizes are related to coupling amount, selects different resistance values, can obtain difference
Coupling amount.For example, selection coupling resistance value is 680 ohm, then coupling amount is exactly -23dB, the function that+8dBm signal couples
Rate is 8-23=-15dBm.Corresponding relationship between coupling amount and resistance is obtained by testing test.Radio frequency detector device
(Detector) 322 output detecting circuits are 750mV, and 322 output voltage of radio frequency detector device is with the corresponding pass between input power
System tests to obtain by actual circuit.This analog voltage is converted into digital signal, processor (DSP) by analog-digital converter 323
331 sample this digital signal, are averaged by 10 samplings, accurately calculate this detecting circuit, then detecting circuit is converted
To detect performance number, the detection performance number of+8dBm is obtained, the detection voltage that wave detector 322 exports is with the corresponding pass between power
System tests to obtain by actual circuit, the one-to-one relationship between voltage and power is then made into look-up table, software obtains
Table look-up to detection voltage value and is known that corresponding performance number.Software is according to the performance number of this+8dBm, in the control of software code
This condition of 4≤Pdet < 10dBm is found in condition and range processed, then executes the sentence below this condition, i.e. two, I/O mouth
Control bit PE43204-C1, PE43204-C2 export low level L and high level H respectively, remove the control decaying 12dB of attenuator 332,
Decay after 12dB, so that the power into amplifier 308 is -4dBm, less than the saturation input power -2dBm of amplifier 308,
The non-linear distortion for eliminating amplifier 308, solves the big signal interference obstructing problem of receiver.If detecting power is less than amplification
The saturation input power of device 308, attenuator is just unattenuated, that is, decaying 0dB, is equal to and is directly connected to amplifier 308.If
In the especially big situation of the jamming power of appearance, decay 18dB, or is greater than the saturation input power of amplifier 308 after there is decaying,
The attenuator 332 of bigger attenuation range need to be selected, to solve this superpower interference signal saturation problem, such case is crossed and goes out
Existing probability is less.
| Detect power P det | It controls pad value (dB) | PE43204-C1 | PE43204-C2 |
| Pdet < -2dBm | 0 | L | L |
| - 2≤Pdet < 4dBm | 6 | H | L |
| 4≤Pdet < 10dBm | 12 | L | H |
| Pdet≥10dBm | 18 | H | H |
Table 1 detects power and adjustable attenuation value corresponding relationship
It referring to fig. 4, is the embodiment of the present invention three, power detection module 402 is same as embodiment two, and attenuator is fixed attenuation
Device 432 is serially connected in front of amplifier LNA408, and processor (DSP) 431 can not be directly connected to 432 amplifiers 408, is led to
It crosses and connects two RF switches, switch 433 and switch 434 in 432 two sides of fixed attenuator, processor (DSP) 431 passes through control
Two RF switches, can fixed attenuator 432 and it is direct-connected between switch over；This fixed attenuator 432 can be π type and decline
Subtract；When power detection module 402 detects that input signal power is more than threshold value, by two RF switches by fixed attenuation
Device 432 accesses main circuit, only one gear of fixed attenuator 432, such as 10dB decaying, carries out power to input signal power
Attenuation processing；When main signal is stronger, power attenuation can be preferably carried out, inhibits obstruction.When power detection module 402
When detecting that input signal power is less than threshold value, by two RF switches directly by bandpass filter 407 and amplifier
LNA408 connection does not carry out power attenuation processing to input signal power.
It is the embodiment of the present invention four referring to Fig. 5, power detection module 502 is same as embodiment two, and attenuator is numerical control attenuation
Device 532 is serially connected in front of amplifier LNA508, and processor DSP531 is can not to be directly connected to amplifier LNA508, by declining
Subtract device two sides and connect two RF switches, switch 533 and switch 534, processor 531, which passes through, controls two RF switches, can be with
Numerical-control attenuator 532 and it is direct-connected between switch over, simultaneous processor 531 is directly connected to numerical-control attenuator 532, and attenuator is adopted
The decaying of numerical control multi gear position.When power detection module 502 detects that input signal power is more than threshold value, penetrated by two
Numerical-control attenuator 532 is accessed main circuit by frequency switch, according to detecting different interference signal sizes, to input signal power into
The decaying of the reasonable corresponding gear of row；When power detection module 502 detects that input signal power is less than threshold value, lead to
It crosses two RF switches directly to connect bandpass filter 507 with amplifier 508, power attenuation is not carried out to input signal power
Processing.Multi gear position attenuator is more more flexible than fixed attenuator: fixed attenuation is used, in the case where main signal is weak, and decaying
It is too big, and numerical control multi gear position attenuator is used, in the relatively weak situation of main signal, we can decay a little bit smaller, this is
Where advantage of the present invention.
It is the embodiment of the present invention five, about the replacement circuit way of realization of power control module, the present invention referring to Fig. 6
Attenuation control circuit, i.e. discrete device attenuator can be built using the discrete devices such as PIN diode and resistance, capacitor, inductance.
Power control module is made of processor and discrete device attenuator, and discrete device attenuator is by digital analog converter (DAC) 607
Output voltage TV goes the conducting of control diode (PIN pipe) 603, realizes the decaying of multi gear position,.Control pad value and TV voltage value
Corresponding relationship it is as shown in table 6.The output voltage of digital analog converter 607 is controlled by processor DSP, when circuit not
When needing to decay, processor controls digital analog converter DAC607 by software instruction and exports 0V voltage, then diode
(PIN pipe) 603 attenuator circuits are unattenuated, and when circuit needs to decay 6dB, processor passes through software instruction control processor
0.56V voltage is exported, then 0.56V voltage is added in above diode (PIN pipe) 603, realizes the decaying of main circuit power 6dB,
It is similar below.The corresponding relationship of power attenuation value and TV the control voltage of circuit is obtained by the test of actual circuit.
| Control pad value | TV voltage value (V) |
| 0 | 0 |
| 6dB | 0.56 |
| 12dB | 0.64 |
| 18dB | 0.75 |
Table 2 controls attenuator values and TV voltage value corresponding relationship
It is a kind of reception circuit anti-interference method flow schematic diagram one referring to Fig. 7, comprising:
S701, real-time detection input signal power, comparator input signal power and predetermined power threshold value；
S702, input signal power be more than predetermined power threshold value when, processor control attenuation module to input information
Power carries out attenuation processing；
S703, processor control attenuation module complete decaying, reset to attenuation module.
When receiving strong signal blocking interference, so that the LNA of receiver radio frequency front end and frequency mixer saturation, generate non-linear mistake
Very, cause to receive demodulation ability decline and block, then can examine before input signal enters amplifier by this method
Input signal power is surveyed, according to predetermined power threshold value, is decayed by controlling attenuation module to input signal power, in advance
The strong signal blocking interference received is eliminated, the input signal after decaying not will lead to amplifier and frequency mixer saturation, and then not
It will lead to non-linear distortion, also solve obstructing problem caused by receiving demodulation ability decline；It is completed at the same time after decaying to declining
Subtract module to be resetted, guarantee input signal that next frame receives can real-time detection decay.The present invention can not only be handled
It is interfered with outer strong signal, moreover it is possible to which processing is interfered with interior strong signal, can substantially improve the high-power transmitting barrage reception of interfered with terminal
Terminal problem.
Further, if input signal power testing result is less than threshold value, not to input signal power at
Reason.
Processor and attenuation module do not decay to input signal power, including processor outputs level signals, control
Attenuation module is to input signal power without attenuation processing；Or processor be shorted attenuation module, not to input signal power into
Row attenuation processing.
It is a kind of reception circuit anti-interference method flow schematic diagram two referring to Fig. 8, detailed process includes；
For S801 before RFAGC1 starts control, processor resets attenuation module；
The broadband S802 high-precision signal coupling circuit are from receives link coupling input signal energy to wave detector；
S803 wave detector carries out detection processing, output detection voltage to input signal；
S804 analog-digital converter carries out voltage analog-to-digital conversion, and the analog voltage signal that wave detector exports is converted to digital electricity
Signal is pressed, digital voltage signal is the testing result of input signal power；
S805 processor carries out n times sampling to digital voltage signal, and (N is greater than 2, can be 10 times) guarantees detection power
Accuracy；
S806 processor calculates average voltage；
S807 calculates input signal power according to average voltage；
S808 processor is by input signal power, compared with predetermined power threshold value, judges whether input signal power surpasses
Predetermined power threshold value is crossed, and then selection adjustable attenuation condition, output attenuatoin module control signal, processor are defeated by I/O mouthfuls
Low and high level out goes control attenuation module；
S809 such as needs to decay, then controls attenuation module and carry out attenuation processing to input power of information；
S810 is such as not required to decay, then controls attenuation module and do not decay to input signal power, processor output level
Signal controls attenuation module to input signal power without attenuation processing；Or processor is shorted attenuation module, does not believe input
Number power carries out attenuation processing.
It is control signal frame schematic diagram of the present invention referring to Fig. 9, each control frame of input signal all includes when receiving
Gap and free timeslot (Idle slot), free timeslot are located at the previous time slot for receiving time slot, and free timeslot is examined comprising startup power
Survey and power control instruction.It receives time slot to receive for control processor log-on data, free timeslot is done for control processor
The preparation needed is received, such as starts interference attenuation control, decaying is just completed before receiving signal.Receiving time slot solution
Radio-frequency front-end non-linear distortion jamming receiver caused by strong signal is interfered, the inspection of present frame power are just eliminated before adjusting in advance
It surveys, present frame gain adjustment, there is real-time, pre-processing property, even if there are high reject signals for booting first frame, can also connect
Before receiving first time slot demodulation, just decay to high reject signal, the elimination high reject signal jamming receiver of essence,
With regard to completing entire power detection and adjustable attenuation process.When RFAGC starts control, processor is multiple to attenuation module
Position, is that 146SN starts in that free timeslot before the reception RX time slot of each frame, answers the processing of previous frame
Position is not in booting nor starting to receive signal.
Compared to existing intermediate frequency AGC scheme, power detection is in present frame, and power attenuation is in next frame, and be switched on first frame
Strong signal interference can not be handled, control processing refers to this movement of power attenuation, there are lag, existing defects.The present invention
Using the pre-processing of RFAGC, the free timeslot before the reception time slot being switched in first frame receives signal is just handled,
It is fulfiled ahead of schedule before receiving time slot valid data；Present frame detection, present frame gain control, the hysteresis quality for avoiding control from handling；
Entire treatment process includes two processes of power detection and power attenuation, and power detection and power attenuation are complete before and after same frame
At hysteresis quality is not present in control processing.Thus being able to solve booting first frame there is strong signal interference problem, the innovation side
The case first frame that is not only switched on will be handled, and each frame will be handled later, have real-time, pre-processing property, first frame demodulates it
It is preceding just to strong signal interference decay, improve intermediate frequency AGC hysteresis quality deficiency, solve first frame there are strong signal interfere and
Obstructing problem.
The circuit that receives of a kind of receiver, the receiver is the anti-interference reception electricity such as above embodiments one to embodiment five
Road.
The reception circuit of receiver be a kind of anti-interference reception circuit, comprising: receiving antenna, filter, amplifier and in
Frequency circuit is connected between filter and amplifier: power detection module, power control module；Power detection module, with filter
The signal output end of wave device connects, and is sent to power for detecting input signal power, and by input signal power testing result
Control module；Power control module is connected between filter and amplifier, stores predetermined power threshold value, judges input letter
Whether number power detection result is more than predetermined power threshold value；If input signal power testing result is more than threshold value, then right
Input signal power carries out power attenuation processing, after completing decaying, carries out decaying reset.
The reception circuit of receiver is a kind of anti-interference reception circuit, on the basis of foregoing circuit, if input signal function
Rate testing result is less than threshold value, then does not handle input signal power.
The reception circuit of receiver is a kind of anti-interference reception circuit, on the basis of foregoing circuit, power control module packet
Containing processor and attenuation module, processor is not handled input signal power, including processor control attenuation module is not right
Input signal power is decayed, and attenuation module does not start input signal power decaying；Or it is shorted power control module, it is directly defeated
Input signal power out.
The reception circuit of receiver is a kind of anti-interference reception circuit, and on the basis of foregoing circuit, attenuation module be can be
Numerical-control attenuator can also be made of the discrete device attenuator with attenuation function, including digital analog converter discrete device,
PIN diode, inductance, capacitor, resistance.Digital analog converter one end connects processor, and the digital analog converter other end connects resistance, electricity
Resistance connection inductance one end, the inductance other end connects PIN diode anode, and is attempted by main circuit simultaneously, PIN diode cathode
First capacitor, first capacitor ground connection are connected among ground connection, resistance and inductance；Among filter and amplifier the second capacitor of connection with
Third capacitor, the second capacitor are of coupled connections with prime filter, and third capacitor is of coupled connections with post-amplifier, and processor passes through
The output voltage control PIN diode conducting for controlling digital analog converter, realizes the function of the second capacitive coupling of main circuit input signal
Rate decaying, and post-amplifier is capacitively coupled to by third.
All the embodiments in this specification are described in a progressive manner, same and similar portion between each embodiment
Dividing may refer to each other, and each embodiment focuses on the differences from other embodiments.Especially for equipment reality
For applying example, since it is substantially similar to the method embodiment, so describing fairly simple, related place is referring to embodiment of the method
Part explanation.Some or all of the modules therein can be selected to realize this embodiment scheme according to the actual needs
Purpose.Those of ordinary skill in the art can understand and implement without creative efforts.The above is only
A specific embodiment of the invention, it is noted that for those skilled in the art, do not departing from the present invention
Under the premise of principle, several improvements and modifications can also be made, these modifications and embellishments should also be considered as the scope of protection of the present invention.
Claims (10)
1. a kind of anti-interference reception circuit, comprising: receiving antenna, filter, amplifier and intermediate-frequency circuit, which is characterized in that
It is connected between the filter and the amplifier: power detection module, power control module；
The power detection module is connect with the signal output end of the filter, for detecting input signal power, and by institute
It states input signal power testing result and is sent to the power control module；The input signal includes control frame, the control
Frame includes receiving time slot and free timeslot, and the free timeslot is located at the previous time slot for receiving time slot；The free timeslot
For starting interference attenuation control；
The power control module is connected between the filter and the amplifier, stores predetermined power threshold value, judgement
Whether the input signal power testing result is more than predetermined power threshold value；If the input signal power testing result is super
Threshold value is crossed, then power attenuation processing is carried out to the input signal power, after completing decaying, carries out decaying reset.
2. a kind of anti-interference reception circuit according to claim 1, which is characterized in that if the input signal power detects
As a result it is less than threshold value, then the input signal power is not handled.
3. a kind of anti-interference reception circuit according to claim 2, which is characterized in that the power control module includes processing
Device and attenuation module, it is described the input signal power not to be handled, including the processor control attenuation module
Do not decay to the input signal power, the attenuation module, which does not start, decays to the input signal power；Or it is shorted
The power control module directly exports the input signal power.
4. a kind of anti-interference reception circuit according to claim 3, which is characterized in that the attenuation module is numerical control attenuation
Device.
5. a kind of anti-interference reception circuit according to claim 3, which is characterized in that the attenuation module includes digital-to-analogue conversion
Device, PIN diode, inductance, first capacitor, the second capacitor, third capacitor, resistance, described in the connection of described digital analog converter one end
Processor, the digital analog converter other end connect the resistance, and the resistance connects described inductance one end, and the inductance is another
End connects PIN diode anode, and is attempted by main circuit simultaneously, the PIN diode cathode ground connection, the resistance with
One end of the tie point connection first capacitor of the inductance, the other end ground connection of the first capacitor；The filter and amplification
The second capacitor and third capacitor are connected in series between device, second capacitor is of coupled connections with filter described in prime, third electricity
Appearance is of coupled connections with amplifier described in rear class, and second capacitor connect bis- pole PIN with the tie point of the third capacitor
The anode of pipe, the processor are realized by controlling the conducting of PIN diode described in the output voltage control of the digital analog converter
The power attenuation of input signal described in second capacitive coupling, and amplification described in rear class is capacitively coupled to by the third
Device.
6. a kind of reception circuit anti-interference method, which is characterized in that the described method includes:
Processor real-time detection input signal power, the input signal power testing result and predetermined power threshold value；
The input signal includes control frame, and the control frame includes receiving time slot and free timeslot, and the free timeslot is located at described
Receive the previous time slot of time slot；The free timeslot is for starting interference attenuation control；
When the input signal power testing result is more than predetermined power threshold value, the processor control attenuation module is to defeated
Enter power of information and carries out attenuation processing；
Processor controls attenuation module and completes decaying, resets to attenuation module.
7. a kind of reception circuit anti-interference method according to claim 6, which is characterized in that if the input signal power
Testing result is less than threshold value, then the processor and attenuation module are not handled the input signal power.
8. a kind of reception circuit anti-interference method according to claim 7, which is characterized in that the processor and attenuation module
Do not decay to input signal power, including the processor control the attenuation module not to the input signal power into
Row decaying, the attenuation module, which does not start, decays to the input signal power；Or it is shorted power control module, directly export institute
State input signal power.
9. a kind of reception circuit anti-interference method described according to claim 6 or 7, which is characterized in that the reception time slot is used for
The processor log-on data is controlled to receive；
The free timeslot includes startup power detection and power control instruction.
10. a kind of receiver, which is characterized in that the reception circuit of the receiver is as claims 1 to 5 is described in any item
Anti-interference reception circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710083489.7A CN106877892B (en) | 2017-02-16 | 2017-02-16 | A kind of anti-interference reception circuit structure, method and apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201710083489.7A CN106877892B (en) | 2017-02-16 | 2017-02-16 | A kind of anti-interference reception circuit structure, method and apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106877892A CN106877892A (en) | 2017-06-20 |
| CN106877892B true CN106877892B (en) | 2019-08-06 |
Family
ID=59166625
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201710083489.7A Active CN106877892B (en) | 2017-02-16 | 2017-02-16 | A kind of anti-interference reception circuit structure, method and apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106877892B (en) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107800785B (en) * | 2017-10-19 | 2023-11-14 | 惠州高盛达科技有限公司 | Narrowband internet of things module with self-adaptation function |
| US10735038B2 (en) * | 2017-12-19 | 2020-08-04 | Nxp B.V. | Adaptive NFC receiver |
| CN108462539A (en) * | 2018-02-09 | 2018-08-28 | 海能达通信股份有限公司 | Means for anti-jamming, method, communication terminal and the storage medium of communication terminal |
| CN108667503B (en) * | 2018-04-19 | 2021-06-22 | 京信通信系统（中国）有限公司 | Method, device and equipment for improving equipment blocking index |
| CN109547923B (en) * | 2018-11-19 | 2021-09-28 | 海能达通信股份有限公司 | Positioning signal processing method, communication terminal and storage medium |
| CN109687882B (en) * | 2018-11-29 | 2022-02-25 | 遨海科技有限公司 | VDES radio frequency front end detection system for ship |
| CN109857021B (en) * | 2019-01-30 | 2020-05-12 | 烟台东方威思顿电气有限公司 | Active shielding system and method for resisting interference of M-bus |
| CN114915304B (en) * | 2022-03-28 | 2023-08-11 | 海能达通信股份有限公司 | Receiver, signal anti-interference circuit thereof and signal anti-interference method |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5117377A (en) * | 1988-10-05 | 1992-05-26 | Finman Paul F | Adaptive control electromagnetic signal analyzer |
| JP2007067749A (en) * | 2005-08-31 | 2007-03-15 | Nec Saitama Ltd | Received excess input protection circuit and radio communication apparatus using the same |
| CN101403715A (en) * | 2008-11-14 | 2009-04-08 | 中国科学院电工研究所 | Nano-upgrading sample nuclear magnetic resonance detection digital receiver |
| CN101471717A (en) * | 2007-12-26 | 2009-07-01 | 京信通信系统（中国）有限公司 | Method for eliminating bottom noise interference base station of GSM directly-amplifying station machine |
| JP2011205362A (en) * | 2010-03-25 | 2011-10-13 | Mitsubishi Electric Corp | High frequency amplifier circuit |
| CN203057121U (en) * | 2012-12-25 | 2013-07-10 | 陕西烽火电子股份有限公司 | AGC circuit quick control system based on linear receiver |
| CN203691388U (en) * | 2013-12-23 | 2014-07-02 | 深圳市君威科技有限公司 | Front end module of X wave band transceiver |
-
2017
- 2017-02-16 CN CN201710083489.7A patent/CN106877892B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5117377A (en) * | 1988-10-05 | 1992-05-26 | Finman Paul F | Adaptive control electromagnetic signal analyzer |
| JP2007067749A (en) * | 2005-08-31 | 2007-03-15 | Nec Saitama Ltd | Received excess input protection circuit and radio communication apparatus using the same |
| CN101471717A (en) * | 2007-12-26 | 2009-07-01 | 京信通信系统（中国）有限公司 | Method for eliminating bottom noise interference base station of GSM directly-amplifying station machine |
| CN101403715A (en) * | 2008-11-14 | 2009-04-08 | 中国科学院电工研究所 | Nano-upgrading sample nuclear magnetic resonance detection digital receiver |
| JP2011205362A (en) * | 2010-03-25 | 2011-10-13 | Mitsubishi Electric Corp | High frequency amplifier circuit |
| CN203057121U (en) * | 2012-12-25 | 2013-07-10 | 陕西烽火电子股份有限公司 | AGC circuit quick control system based on linear receiver |
| CN203691388U (en) * | 2013-12-23 | 2014-07-02 | 深圳市君威科技有限公司 | Front end module of X wave band transceiver |
Non-Patent Citations (1)
| Title |
|---|
| 电流源DAC配合PIN二极管，提供RF衰减及温度补偿;匿名;《华强电子网》;20160810;第1-3页 |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106877892A (en) | 2017-06-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106877892B (en) | A kind of anti-interference reception circuit structure, method and apparatus | |
| CN102780533B (en) | Adaptive wireless communication receiver | |
| US20090196373A1 (en) | System for increasing rfid tag reader sensitivity | |
| CN106712804B (en) | Quick gain control system for frequency hopping receiving channel | |
| CN101403715B (en) | Nano-upgrading sample nuclear magnetic resonance detection digital receiver | |
| CN109167608A (en) | A kind of miniaturization S-Ku wave band Ultra-Wideband RF Receiver | |
| CN107919881B (en) | A kind of automatic growth control receiver | |
| CN108111177A (en) | The auto gain control method and device of a kind of super big dynamic range | |
| CN109581348B (en) | Method and system for adaptive detection and elimination of modulation leakage of continuous wave radar | |
| CN107257245A (en) | Anti-interference Transmit-Receive Unit, R-T unit and anti-interference attenuation processing method | |
| CN206602512U (en) | A kind of frequency hopping receives channel fast gain control system | |
| CN109951244B (en) | Power measurement and radio frequency receiving gain control method applied to channel simulator | |
| CN109120289B (en) | Short-wave radio frequency front-end processing module and method | |
| CN110224770A (en) | A kind of method and apparatus improving wireless device receiving sensitivity | |
| CN115276689A (en) | Receiving device and method with reconfigurable dynamic range | |
| KR102005899B1 (en) | Device for processing signal | |
| CN206004634U (en) | A kind of radio frequency signal amplifying device based on AGC/MGC switching | |
| CN109150216A (en) | A kind of dual band receiver and its auto gain control method | |
| CN111106843A (en) | Short wave receiver based on low OIP3 low noise amplifier | |
| CN205490508U (en) | Receiver and automatic gain control circuit thereof | |
| CN107196669A (en) | A kind of implementation method of RF signal switch switching circuit | |
| CN219514068U (en) | Receiving front-end large signal protection circuit | |
| CN219641854U (en) | Partial discharge detection superheterodyne receiver based on UHF sweep frequency | |
| CN218850761U (en) | Radio frequency receiver based on single-bit frequency measurement | |
| CN110401459A (en) | A kind of system for realizing the spuious test of RF switch |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |