CN106847681A - The method that low temperature Si Si are bonded is realized using amorphous germanium thin film - Google Patents

The method that low temperature Si Si are bonded is realized using amorphous germanium thin film Download PDF

Info

Publication number
CN106847681A
CN106847681A CN201710118093.1A CN201710118093A CN106847681A CN 106847681 A CN106847681 A CN 106847681A CN 201710118093 A CN201710118093 A CN 201710118093A CN 106847681 A CN106847681 A CN 106847681A
Authority
CN
China
Prior art keywords
mixed solution
low temperature
bond
closed
realized
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201710118093.1A
Other languages
Chinese (zh)
Other versions
CN106847681B (en
Inventor
陈松岩
柯少颖
林绍铭
李成
黄巍
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xiamen University
Original Assignee
Xiamen University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xiamen University filed Critical Xiamen University
Priority to CN201710118093.1A priority Critical patent/CN106847681B/en
Publication of CN106847681A publication Critical patent/CN106847681A/en
Application granted granted Critical
Publication of CN106847681B publication Critical patent/CN106847681B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/06Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the coating material
    • C23C14/14Metallic material, boron or silicon
    • C23C14/16Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon
    • C23C14/165Metallic material, boron or silicon on metallic substrates or on substrates of boron or silicon by cathodic sputtering
    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • C23C14/35Sputtering by application of a magnetic field, e.g. magnetron sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/03Manufacturing methods

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Organic Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metallurgy (AREA)
  • Mechanical Engineering (AREA)
  • Materials Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)

Abstract

The method that low temperature Si Si are bonded is realized using amorphous germanium thin film, is related to Si method of wafer bonding.Selection crystal orientation is the Si base materials of (100), cleaning;First use H2SO4And H2O2Mixed solution boil, then with HF and H2O2Mixed solution immersion;Through the Si pieces after treatment, NH is first used4OH、H2O2And H2The mixed solution of O boils, then with HF and H2O2Mixed solution immersion;Through the Si pieces after treatment, first with HCL, H2O2And H2The mixed solution of O boils, then with HF and H2O2Mixed solution immersion;DC magnetron sputtering system is put into after being dried through the Si pieces after treatment, room background vacuum to be sputtered is less than 1 × 10‑4Pa, Ar gases are filled with to sputtering chamber;A Ge films are sputtered by adjusting d.c. sputtering electric current and sample carrier rotating speed;Realize that high intensity Si Si are bonded using hydrophilic a Ge layers.

Description

The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film
Technical field
The present invention relates to Si method of wafer bonding, realize what low temperature Si-Si bond was closed more particularly, to using amorphous germanium thin film Method.
Background technology
Si-Si Direct Bondings are increasingly concerned as a basic technology of microelectronic.Si-Si Direct Bondings are The Si pieces that two panels eyeglass is polished realize crystalline substance by means such as surface clean, activation process, room temperature laminating and high-temperature heat treatments Technology ([1] Howlader M M R, Wang J G, Kim M J.Influence of nitrogen of piece integration microwave radicals on sequential plasma activated bonding[J].Materials Letters,2010,64(3):445-448;[2]Toyoda E,Sakai A,Isogai H,et al.Mechanical Properties and Chemical Reactions at the Directly Bonded Si–Si Interface[J] .Japanese Journal of Applied Physics,2009,48(1R):011202.), although bonding techniques starting compared with Evening, but develop extremely rapid, its principle, method and experimental facilities are fairly simple, and by the structure of bonding material, crystal orientation, The influence of lattice parameter.Relative to these conventional epitaxial growth methods such as CVD and MBE, bonding techniques have the superior of its uniqueness Property simultaneously has been widely used for SOI, MEMS and some piezoelectricity, acousto-optic, and the preparation of photoelectric device will have boundless in future Application prospect ([3] Bruel M, Aspar B, Auberton-Herve A J.Smart-Cut:a new silicon on insulator material technology based on hydrogen implantation and wafer bonding[J].Japanese journal of applied physics,1997,36(3S):1636;[4]Lasky J B.Wafer bonding for silicon‐on‐insulator technologies[J].Applied Physics Letters,1986,48(1):78-80.)。
Although directly hydrophilic bonding can be fitted Si-Si by van der waals force at room temperature, but be realized The bonding of high intensity then needs 800-1000 DEG C of post annealed to realize ([5] Toyoda E, Sakai A, Isogai H, et al.Mechanical Properties and Chemical Reactions at the Directly Bonded Si–Si Interface[J].Japanese Journal of Applied Physics,2009,48(1R):011202) it is, and so high Annealing temperature obviously cannot meet large-scale circuit preparation demand, therefore how to realize low temperature Si-Si bond close (≤400 DEG C) Gradually paid close attention to by people.Having document report can realize that the hydrophobic Si-Si bond of low temperature is closed using a-Si intermediate layers, yet with A-Si does not have hydrophily, therefore ([6] Tong Q Y, Gan Q, Hudson G, et can only be realized by hydrophobic bonding al.Low-temperature hydrophobic silicon wafer bonding[J].Applied physics letters,2003,83(23):4767-4769).It is well known that because the adhesion of hydrogen bond is lower than the adhesion of hydrogen-oxygen key, because This hydrophobic bonding is relatively difficult to realize for hydrophilic bonding.On the other hand, because the crystallization temperature of a-Si is higher, Bonding can not make its crystallization at low temperature, rather than crystal boundary face presence by the performance of serious influence opto-electronic device, therefore Realizing that low temperature high-quality Si-Si bond is closed then needs a kind of Si surface hydrophilicities that can strengthen to realize low temperature crystallized centre again Layer material.
The content of the invention
Cannot meet large scale integrated circuit demand and utilization it is an object of the invention to be directed to high temperature Si-Si Direct Bondings A-Si intermediate layers low-temperature bonding interface cannot crystallization problem, there is provided realize the method that low temperature Si-Si bond is closed using amorphous germanium thin film.
The present invention is comprised the following steps:
1) acquisition of smooth a-Ge films, specific method is as follows:
(1) selection crystal orientation is the Si base materials of (100), and cleaning removes the organic matter of substrate surface;
(2) by the Si pieces after cleaning, H is first used2SO4And H2O2Mixed solution boil, then with HF and H2O2Mixed solution Immersion;
(3) through step 2) treatment after Si pieces, first use NH4OH、H2O2And H2The mixed solution of O boils, then with HF and H2O2 Mixed solution immersion;
(4) through step 3) treatment after Si pieces, first with HCL, H2O2And H2The mixed solution of O boils, then with HF and H2O2's Mixed solution soaks;
(5) through step 4) treatment after Si pieces dry after be put into DC magnetron sputtering system, room background vacuum to be sputtered Less than 1 × 10-4Pa, to Ar gases are filled with sputtering chamber, makes its pressure be 0.3Pa;
(6) a-Ge films are sputtered by adjusting d.c. sputtering electric current and sample carrier rotating speed;
In step 1) in (1st) part, the cleaning can successively be cleaned by ultrasonic 10min respectively using acetone and ethanol.
In step 1) in (2nd) part, the H2SO4And H2O2Mixed solution in, H2SO4With H2O2Volume ratio can be 4 ︰ 1, the time boiled can be 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio can be 1 ︰ 20, The time of the immersion can be 2min.
In step 1) in (3rd) part, the H4OH、H2O2And H2In the mixed solution of O, NH4OH、H2O2And H2The volume of O Than that can be the ︰ 4 of 1 ︰ 1, the time boiled can be 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio Can be 1 ︰ 20, the time of the immersion can be 2min.
In step 1) in (4th) part, described HCL, H2O2And H2In the mixed solution of O, HCL, H2O2And H2The volume ratio of O Can be the ︰ 4 of 1 ︰ 1, the time boiled can be 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio can It is 1 ︰ 20, the time of the immersion can be 2min.
In step 1) in (5th) part, the drying can be dried using spin coater;It is 5N that the Ar gases can use purity Ar gases.
2) realize that high intensity Si-Si bond is closed using hydrophilic a-Ge layers, specific method is as follows:
(1) the Si pieces that will grow a-Ge layers are immersed in water, realize the absorption of Si piece surface hydroxyls;
(2) the Si pieces for soaking step (1) are directly fitted after drying;
(3) the laminating Si pieces annealing for obtaining step (2), that is, realize that low temperature Si-Si bond is closed.
In step 2) in (1st) part, it is described to be immersed in water, 5min in deionized water can be soaked.
In step 2) in (2nd) part, the drying can be dried using spin coater.
In step 2) in (3rd) part, can be put into the laminating Si pieces that step (2) is obtained in annealing furnace and carry out by the annealing Two step process annealings, the condition of first step process annealing is 350 DEG C of annealing 10h;The condition of second step process annealing is 400 DEG C and moves back Fiery 10h.
Experiment shows that a-Ge layers of magnetically controlled DC sputtering has extraordinary hydrophilic during para-linkage intermediate layer Property, while a-Ge crystallization temperatures are relatively low (400 DEG C), therefore low-temperature high-strength Si-Si is realized as intermediate layer using a-Ge layers Bonding.One layer of a-Ge intermediate layer, the hydrophily on enhancing Si surfaces will be grown after Si wafer cleanings, and realize a-Ge at low temperature The crystallization in intermediate layer.
It is of the invention creatively to propose to realize that high intensity Si-Si bond closes method using a-Ge layers, can not only avoid high temperature The bonding problem incompatible with traditional large scale integrated circuit, and can at low temperature realize the crystallization of bonded interface.The present invention Prepare a-Ge films using magnetron sputtering technique to realize that high intensity Si-Si bond is closed, this is a kind of simple and inexpensive material Material novel preparation method.
Brief description of the drawings
Fig. 1 is embodiment of the present invention gained sample AFM testing result figures;
Fig. 2 is embodiment of the present invention gained sample SEM testing result figures;
Fig. 3 is embodiment of the present invention gained sample pull force calculation result figure;
Fig. 4 is embodiment of the present invention gained sample Raman detection result figure.
Specific embodiment
Following examples will the present invention is further illustrated with reference to accompanying drawing.
Device therefor is TRP-450 laminated film sputtering depositing systems, grows two direct current target position of indoor placement device and one Radio frequency target position.Target used is high-purity Ge circular targets of 5N (more than 99.999%).Si backing material crystal orientation used is (100) N-type single crystalline Si piece, single-sided polishing, resistivity is 1~5 Ω m.
The treatment of 1.Si base materials, specific method is as follows:
1) selection crystal orientation is the Si base materials of (100), and 10min is cleaned by ultrasonic successively respectively with acetone and ethanol, is removed The organic matter of substrate surface.
2) the Si pieces after organic ultrasonic is cleaned, first use H2SO4︰ H2O2The mixed solution of=4 ︰ 1 boils 10min, then uses HF ︰ H2O2The mixed solution immersion 2min of=1 ︰ 20;
3) through the Si pieces after above-mentioned 2) step process, NH is first used4OH ︰ H2O2︰ H2The mixed solution of the ︰ 4 of O=1 ︰ 1 boils 10min, then with HF ︰ H2O2The mixed solution immersion 2min of=1 ︰ 20;
4) through the Si pieces after above-mentioned 3) step process, first with HCL ︰ H2O2︰ H2Boiled in the mixed solution of the ︰ 4 of O=1 ︰ 1 10min, then with HF ︰ H2O2The mixed solution immersion 2min of=1 ︰ 20;
2. realize that high intensity Si-Si bond is closed using hydrophilic a-Ge layers, specific method is as follows:
1) laminated film sputtering depositing system, room to be sputtered will be put into after the Si pieces spin coater of standard cleaning is dried Background vacuum is less than 1 × 10-4Pa, to the Ar gases that purity is 5N are filled with sputtering chamber, makes its pressure be maintained at 0.3Pa, and Open DC sputtering power;
2) at room temperature, regulation dc source electric current is 0.05A, and voltage is 388V, and sample carrier rotating speed is 10rpm/min, Sputtering thickness is a-Ge layers of 50nm on a si substrate, and sedimentation rate is 3.95nm/min;
3) in deionized water, soak time is 5min, is realized for rapid immersion after having grown a-Ge layers of Si pieces taking-up The absorption of Si piece surface hydroxyls;
4) the Si pieces after immersion are applied directly against merging finger to laminating sample at room temperature after spin coater is dried Plus certain pressure, make laminating sample laminating intensity higher;
5) being put into the Si pieces after laminating carries out 10h and 400 DEG C of two step process annealings, i.e., 350 DEG C annealing and moves back in annealing furnace Fiery 10h;
6) to step 2) sample that has grown a-Ge films carries out AFM test, as shown in Figure 1, it can be seen that The a-Ge surfacings for having sputtered, roughness RMS is only 0.289nm, meets follow-up bonding and requires (RMS<0.5nm).To step 5) sample being bonded carries out SEM tests, as shown in Figure 2, it can be seen that bonded interface clear in structure is smooth.To step 5) bonding Good sample carries out tensile test, and pull-up curve is as shown in Figure 3, it can be seen that bond strength has reached 15.95Mpa, from It can be seen that bonding sample is broken from body Si in illustration, illustrate that bond strength has reached body Si fracture strengths.To step 2) Obtaining a-Ge films and step 5) sample that has been bonded carries out Raman test after pulling open, as shown in Figure 4, it can be seen that after Bonded interface is crystallized after phase process annealing.
By above-mentioned steps, the Si-Si bond for finally giving high intensity closes structure.The foregoing is only preferable reality of the invention Example.

Claims (10)

1. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film, it is characterised in that comprise the following steps:
1) acquisition of smooth a-Ge films, specific method is as follows:
(1) selection crystal orientation is the Si base materials of (100), and cleaning removes the organic matter of substrate surface;
(2) by the Si pieces after cleaning, H is first used2SO4And H2O2Mixed solution boil, then with HF and H2O2Mixed solution immersion;
(3) through step 2) treatment after Si pieces, first use NH4OH、H2O2And H2The mixed solution of O boils, then with HF and H2O2It is mixed Close solution immersion;
(4) through step 3) treatment after Si pieces, first with HCL, H2O2And H2The mixed solution of O boils, then with HF and H2O2Mixing Solution soaks;
(5) through step 4) the Si pieces after treatment are put into DC magnetron sputtering system after drying, and room background vacuum to be sputtered is less than 1 ×10-4Pa, to Ar gases are filled with sputtering chamber, makes its pressure be 0.3Pa;
(6) a-Ge films are sputtered by adjusting d.c. sputtering electric current and sample carrier rotating speed;
2) realize that high intensity Si-Si bond is closed using hydrophilic a-Ge layers, specific method is as follows:
(1) the Si pieces that will grow a-Ge layers are immersed in water, realize the absorption of Si piece surface hydroxyls;
(2) the Si pieces for soaking step (1) are directly fitted after drying;
(3) the laminating Si pieces annealing for obtaining step (2), that is, realize that low temperature Si-Si bond is closed.
2. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (1st) part, the cleaning is to be cleaned by ultrasonic 10min successively respectively using acetone and ethanol.
3. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (2nd) part, the H2SO4And H2O2Mixed solution in, H2SO4With H2O2Volume ratio be 4 ︰ 1, the time boiled It is 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio be 1 ︰ 20, time of the immersion is 2min.
4. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (3rd) part, the H4OH、H2O2And H2In the mixed solution of O, NH4OH、H2O2And H2The volume ratio of O is the ︰ 4 of 1 ︰ 1, described to boil The time of boiling is 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio be 1 ︰ 20, the time of the immersion It is 2min.
5. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (4th) part, described HCL, H2O2And H2In the mixed solution of O, HCL, H2O2And H2The volume ratio of O is the ︰ 4 of 1 ︰ 1, described to boil Time be 10min;The HF and H2O2Mixed solution in, HF and H2O2Volume ratio be 1 ︰ 20, the time of the immersion is 2min。
6. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (5th) part, the drying is dried using spin coater.
7. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 1) In (5th) part, it is the Ar gases of 5N that the Ar gases use purity.
8. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 2) It is described to be immersed in water in (1st) part, it is to soak 5min in deionized water.
9. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 2) In (2nd) part, the drying is dried using spin coater.
10. the method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film as claimed in claim 1, it is characterised in that in step 2) in (3rd) part, the annealing is to be put into the laminating Si pieces that step (2) is obtained to carry out two step process annealings in annealing furnace, The condition of first step process annealing is 350 DEG C of annealing 10h;The condition of second step process annealing is 400 DEG C of annealing 10h.
CN201710118093.1A 2017-03-01 2017-03-01 The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film Expired - Fee Related CN106847681B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201710118093.1A CN106847681B (en) 2017-03-01 2017-03-01 The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201710118093.1A CN106847681B (en) 2017-03-01 2017-03-01 The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film

Publications (2)

Publication Number Publication Date
CN106847681A true CN106847681A (en) 2017-06-13
CN106847681B CN106847681B (en) 2019-04-12

Family

ID=59138617

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201710118093.1A Expired - Fee Related CN106847681B (en) 2017-03-01 2017-03-01 The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film

Country Status (1)

Country Link
CN (1) CN106847681B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108573878A (en) * 2018-04-18 2018-09-25 厦门大学 Non-oxidation layer Semiconductors At Low Temperatures bonding method
CN109243989A (en) * 2018-09-03 2019-01-18 合肥工业大学 A method of the silicon based on graphene slurry-silicon low-temperature bonding
CN110634797A (en) * 2019-09-30 2019-12-31 闽南师范大学 Method for eliminating Ge/Si bonding interface bubbles by graphical scribing
CN110660654A (en) * 2019-09-30 2020-01-07 闽南师范大学 Preparation method of ultra-high-quality SOI (silicon on insulator) -based bonded Ge film
CN110729269A (en) * 2018-07-17 2020-01-24 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1648662A (en) * 2005-02-06 2005-08-03 中国科学院上海微系统与信息技术研究所 Low temperature binding method for glass microflow control chip
US20050180911A1 (en) * 2003-12-30 2005-08-18 Vladimir Belov Process for the isolation and purification of zirconium peroxosulfate and uses thereof
US20110101489A1 (en) * 2005-01-21 2011-05-05 International Business Machines Corporation SiCOH DIELECTRIC MATERIAL WITH IMPROVED TOUGHNESS AND IMPROVED Si-C BONDING, SEMICONDUCTOR DEVICE CONTAINING THE SAME, AND METHOD TO MAKE THE SAME
CN102751184A (en) * 2012-07-20 2012-10-24 中国科学院上海微系统与信息技术研究所 Method for reducing surface roughness of Si
CN106409650A (en) * 2015-08-03 2017-02-15 沈阳硅基科技有限公司 Silicon-wafer direct bonding method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20050180911A1 (en) * 2003-12-30 2005-08-18 Vladimir Belov Process for the isolation and purification of zirconium peroxosulfate and uses thereof
US20110101489A1 (en) * 2005-01-21 2011-05-05 International Business Machines Corporation SiCOH DIELECTRIC MATERIAL WITH IMPROVED TOUGHNESS AND IMPROVED Si-C BONDING, SEMICONDUCTOR DEVICE CONTAINING THE SAME, AND METHOD TO MAKE THE SAME
CN1648662A (en) * 2005-02-06 2005-08-03 中国科学院上海微系统与信息技术研究所 Low temperature binding method for glass microflow control chip
CN102751184A (en) * 2012-07-20 2012-10-24 中国科学院上海微系统与信息技术研究所 Method for reducing surface roughness of Si
CN106409650A (en) * 2015-08-03 2017-02-15 沈阳硅基科技有限公司 Silicon-wafer direct bonding method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108573878A (en) * 2018-04-18 2018-09-25 厦门大学 Non-oxidation layer Semiconductors At Low Temperatures bonding method
CN110729269A (en) * 2018-07-17 2020-01-24 中芯国际集成电路制造(上海)有限公司 Semiconductor structure and forming method thereof
CN109243989A (en) * 2018-09-03 2019-01-18 合肥工业大学 A method of the silicon based on graphene slurry-silicon low-temperature bonding
CN109243989B (en) * 2018-09-03 2020-01-17 合肥工业大学 Silicon-silicon low-temperature bonding method based on graphene slurry
CN110634797A (en) * 2019-09-30 2019-12-31 闽南师范大学 Method for eliminating Ge/Si bonding interface bubbles by graphical scribing
CN110660654A (en) * 2019-09-30 2020-01-07 闽南师范大学 Preparation method of ultra-high-quality SOI (silicon on insulator) -based bonded Ge film

Also Published As

Publication number Publication date
CN106847681B (en) 2019-04-12

Similar Documents

Publication Publication Date Title
CN106847681B (en) The method that low temperature Si-Si bond is closed is realized using amorphous germanium thin film
CN101256934B (en) Method for manufacturing semiconductor substrate
WO2007094233A1 (en) Soi substrate and method for manufacturing soi substrate
JPH11307747A (en) Soi substrate and production thereof
CN111128699B (en) Composite single crystal piezoelectric substrate film and preparation method thereof
JP2013534056A (en) Semiconductor substrate on glass having stiffening layer and manufacturing process thereof
TW200416813A (en) Method of producing SOI wafer and SOI wafer
WO2007094232A1 (en) Method for manufacturing soi substrate
CN108573878A (en) Non-oxidation layer Semiconductors At Low Temperatures bonding method
US7790571B2 (en) SOQ substrate and method of manufacturing SOQ substrate
US20140273400A1 (en) Reclaiming processing method for delaminated wafer
CN104805405A (en) Aluminium nitride piezoelectric film and preparation method thereof
JP2019129321A (en) Manufacturing method of multilayer monocrystalline silicon thin film
CN104867814B (en) The method that Ge film bondings prepare germanium on insulating barrier
Takeuchi et al. Room temperature temporary bonding of glass substrates based on SAB method using Si intermediate layer
JP6701788B2 (en) Method for manufacturing gate insulating film for silicon carbide semiconductor device
Li et al. Room temperature wafer bonding by surface activated ALD-Al2O3
JP2009105315A (en) Method of manufacturing semiconductor substrate
CN106531682A (en) GeOI (Ge-on-insulator) structure and preparation method
CN116669523A (en) Preparation method of pyroelectric composite film
WO2007094230A1 (en) Method for manufacturing soi substrate
CN113620279B (en) Method for preparing graphene on insulating substrate
CN101872718A (en) Preparation method of graphene wafer
CN110690175B (en) Method for improving quality of stripping Si-based and SOI-based Ge films
CN108447819A (en) Germanium bonding method on a kind of no interfacial bubbles insulating layer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190412

Termination date: 20200301