CN106817583A - A kind of HEVC SAO computational methods and device - Google Patents

A kind of HEVC SAO computational methods and device Download PDF

Info

Publication number
CN106817583A
CN106817583A CN201510873861.5A CN201510873861A CN106817583A CN 106817583 A CN106817583 A CN 106817583A CN 201510873861 A CN201510873861 A CN 201510873861A CN 106817583 A CN106817583 A CN 106817583A
Authority
CN
China
Prior art keywords
module
vegetarian refreshments
image vegetarian
pixel
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510873861.5A
Other languages
Chinese (zh)
Other versions
CN106817583B (en
Inventor
张明懿
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rockchip Electronics Co Ltd
Original Assignee
Fuzhou Rockchip Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuzhou Rockchip Electronics Co Ltd filed Critical Fuzhou Rockchip Electronics Co Ltd
Priority to CN201510873861.5A priority Critical patent/CN106817583B/en
Publication of CN106817583A publication Critical patent/CN106817583A/en
Application granted granted Critical
Publication of CN106817583B publication Critical patent/CN106817583B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

The invention discloses a kind of HEVC SAO computational methods and device, described device includes acquisition module, sequence number computing module, deviant determining module, judge module, addition module and output module, original pixels and the corresponding reference pixel of the original pixel value first according to acquired in acquisition module calculate deviant, then the value of bite rate control command parameter of the judge module according to acquired in judges pixel value or offset pixel values of the final output using original image vegetarian refreshments, so that SAO decodings are divided into the completion of two-stage flowing water, accelerate the speed that SAO decodings are calculated, it is greatly simplified as SAO decoding calculation process steps, the hardware area of SAO computing devices is decreased in hardware circuit design, so as to reduce hardware cost, thus there are wide market prospects in computer chip field.

Description

A kind of HEVC SAO computational methods and device
Technical field
The present invention relates to computer chip field, more particularly to a kind of HEVC SAO computational methods and device.
Background technology
HEVC (High Efficiency Video Coding) is by International Telecommunication Union (ITU) and motion diagram As the video encoding and decoding standard of future generation that the tissue JCTVC that expert group (MPEG) joint is set up is proposed. Target be on the premise of identical visual effect, compared to previous generation standards H.264/AVC, compression ratio Double.
SAO (Sample Adaptive Offset) module, i.e. self adaptation sampling point compensating module, module master The value of side-play amount is obtained by the comparing of pixel value after original pixel value with treatment after filtering, then will be inclined The value of shifting amount is added to after processing after filtering on pixel value, reduces the distortion of image, has reconstruction image There are better quality and PSNR values (Y-PSNR).
The HEVC provided in official decodes SAO processing frameworks, and being converted into hardware circuit needs consumption Great amount of hardware resources, and efficient hardware decoding performance cannot be provided.
The content of the invention
For this reason, it may be necessary to provide a kind of HEVC SAO computational methods and device, it is used to solve existing SAO Computing device hardware circuit is complicated, hardware area is big, high cost, big power consumption the problems such as.
To achieve the above object, a kind of HEVC SAO computing devices, described device bag are inventor provided Include acquisition module, sequence number computing module, deviant determining module, judge module, addition module and output Module;The acquisition module includes original pixels acquisition module, reference pixel acquisition module and bite rate control Command parameter acquisition module;The original pixels acquisition module is connected with sequence number computing module, the reference Pixel acquisition module is connected with sequence number computing module, and the sequence number computing module confirms that module connects with deviant Connect, the deviant confirms that module is connected with judge module, and the judge module is connected with addition module, The bite rate control command parameter acquisition module is connected with the judge module;The judge module and output Module is connected, and the addition module is connected with output module;
The original pixels acquisition module is used to obtain original image vegetarian refreshments;
The SAO types that the reference pixel acquisition module is used for the block of pixels according to where original image vegetarian refreshments are obtained The corresponding reference image vegetarian refreshments of the original image vegetarian refreshments;
The sequence number computing module is used to calculate the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments, Obtain a sequence number value;
The deviant determining module is used for the sequence number of the SAO types of block of pixels according to where original image vegetarian refreshments Value and the mapping relations of deviant, obtain the corresponding deviant of sequence number value that sequence number computing module is calculated;
The bite rate control command parameter acquisition module is used to obtain bite rate control command parameter;
The value that the judge module is used for the bite rate control command parameter according to acquired in judges whether using original The pixel value of beginning pixel, it is described defeated if then transmitting to output module the pixel value of original image vegetarian refreshments Go out module for exporting the pixel value of original image vegetarian refreshments;Otherwise addition module is used for the picture of original image vegetarian refreshments Element value is added with deviant, obtains offset pixel values, and the offset pixel values are transmitted to output module, The output module is used for output offset pixel value.
Further, described device also includes memory cell, and the memory cell is used to store original pixels Select and reference image vegetarian refreshments.
Further, the memory cell is register array.
Further, the SAO types of block of pixels where the original image vegetarian refreshments include BO types, EO-0 Type, EO-1 types, EO-2 types and EO-3 types.
Further, the value of bite rate control command parameter is 0 or 1.
Inventor additionally provides a kind of HEVC SAO computational methods, and methods described is applied to HEVC SAO Computing device includes acquisition module, sequence number computing module, deviant determining module, judge module, addition Module and output module;The acquisition module includes original pixels acquisition module, reference pixel acquisition module With bite rate control command parameter acquisition module;The original pixels acquisition module is connected with sequence number computing module, The reference pixel acquisition module is connected with sequence number computing module, and the sequence number computing module is true with deviant Recognize module connection, the deviant confirms that module is connected with judge module, the judge module and addition mould Block is connected, and the bite rate control command parameter acquisition module is connected with the judge module;The judgement mould Block is connected with output module, and the addition module is connected with output module;Methods described comprises the following steps:
Original pixels acquisition module obtains original image vegetarian refreshments;
Reference pixel acquisition module SAO types of block of pixels according to where original image vegetarian refreshments obtain the original image The corresponding reference image vegetarian refreshments of vegetarian refreshments;
Sequence number computing module is calculated the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments, obtains a sequence Number value;
Deviant the determining module sequence number value of the SAO types of block of pixels and skew according to where original image vegetarian refreshments The mapping relations of value, obtain the corresponding deviant of sequence number value that sequence number computing module is calculated;
Bite rate control command parameter acquisition module is used to obtain bite rate control command parameter;
The value of bite rate control command parameter of the judge module according to acquired in judges whether using original image vegetarian refreshments Pixel value, if then transmitting to output module the pixel value of original image vegetarian refreshments, output module output is former The pixel value of beginning pixel;Otherwise with deviant be added the pixel value of original image vegetarian refreshments by addition module, obtains To offset pixel values, and the offset pixel values are transmitted to output module, output module output offset picture Element value.
Further, described device also includes memory cell, and methods described also includes:Memory cell is stored Original image vegetarian refreshments and reference image vegetarian refreshments.
Further, the memory cell is register array.
Further, the SAO types of block of pixels where the original image vegetarian refreshments include BO types, EO-0 Type, EO-1 types, EO-2 types and EO-3 types.
Further, the value of bite rate control command parameter is 0 or 1.
HEVC SAO computational methods and device described in above-mentioned technical proposal, described device include obtaining mould Block, sequence number computing module, deviant determining module, judge module, addition module and output module.Institute The method of stating specifically includes following steps:Original pixels acquisition module obtains original image vegetarian refreshments first, then joins Examine pixel acquisition module SAO types of block of pixels according to where original image vegetarian refreshments and obtain the original image vegetarian refreshments pair The reference image vegetarian refreshments answered, then sequence number computing module the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments is entered Row is calculated, and obtains a sequence number value, then deviant determining module block of pixels according to where original image vegetarian refreshments The sequence number value of SAO types and the mapping relations of deviant, obtain the sequence number value that sequence number computing module is calculated Corresponding deviant, then bite rate control command parameter acquisition module is for obtaining bite rate control command parameter. Then the value of bite rate control command parameter of the judge module according to acquired in judges whether using original image vegetarian refreshments Pixel value, if then transmitting to output module the pixel value of original image vegetarian refreshments, output module output is former The pixel value of beginning pixel;Otherwise with deviant be added the pixel value of original image vegetarian refreshments by addition module, obtains To offset pixel values, and the offset pixel values are transmitted to output module, output module output offset picture Element value.It is divided into two-stage for SAO decodings to complete, to calculate deviant, second step is selection to the first order The value that the value of original image vegetarian refreshments exports original image vegetarian refreshments plus deviant or directly is exported, is greatly simplified as SAO decodes calculation process step, accordingly, SAO computing devices is decreased in hardware circuit design Hardware area, so as to reduce hardware cost, at the same the device of two-layer configuration can with continuous productive process, plus The speed that fast SAO decodings are calculated, the design needs of power consumption are reduced so as to reach, thus in computer chip Field has wide market prospects.
Brief description of the drawings
The schematic diagram of the HEVC SAO computing devices that Fig. 1 is related to for an embodiment of the present invention;
The flow chart of the HEVC SAO computational methods that Fig. 2 is related to for an embodiment of the present invention;
The schematic diagram of the register array that Fig. 3 is related to for an embodiment of the present invention.
Description of reference numerals:
101st, acquisition module;111st, original pixels acquisition module;121st, reference pixel acquisition module;
131st, bite rate control command parameter acquisition module;
102nd, sequence number computing module;
103rd, deviant determining module;
104th, judge module;
105th, addition module;
106th, output module.
Specific embodiment
To describe technology contents, structural feature, the objects and the effects of technical scheme in detail, below In conjunction with specific embodiments and accompanying drawing is coordinated to be explained in detail.
Fig. 1 is referred to, is the signal of the HEVC SAO computing devices that an embodiment of the present invention is related to Figure.Described device include acquisition module 101, sequence number computing module 102, deviant determining module 103, Judge module 104, addition module 105 and output module 106;The acquisition module 101 includes original image Plain acquisition module 111, reference pixel acquisition module 121 and bite rate control command parameter acquisition module 131; The original pixels acquisition module 111 is connected with sequence number computing module 102, and the reference pixel obtains mould Block 131 is connected with sequence number computing module 102, and the sequence number computing module 102 confirms module with deviant 103 connections, the deviant confirms that module 103 is connected with judge module 104, the judge module 104 It is connected with addition module 105, the bite rate control command parameter acquisition module 131 and the judge module 104 connections;The judge module 104 is connected with output module 106, the addition module 105 with output Module 106 is connected;
The original pixels acquisition module 111 is used to obtain original image vegetarian refreshments;
The reference pixel acquisition module 121 is used for the SAO types of the block of pixels according to where original image vegetarian refreshments Obtain the corresponding reference image vegetarian refreshments of the original image vegetarian refreshments;
Based on the sequence number computing module 102 is carried out by the pixel value to original image vegetarian refreshments and reference image vegetarian refreshments Calculate, obtain a sequence number value;
The deviant determining module 103 is used for the SAO types of block of pixels according to where original image vegetarian refreshments Sequence number value and the mapping relations of deviant, obtain the corresponding skew of sequence number value that sequence number computing module is calculated Value;
The bite rate control command parameter acquisition module 131 is used to obtain bite rate control command parameter;
The value that the judge module 104 is used for the bite rate control command parameter according to acquired in judges whether to adopt With the pixel value of original image vegetarian refreshments, if then the pixel value of original image vegetarian refreshments is transmitted to output module, institute Output module is stated for exporting the pixel value of original image vegetarian refreshments;Otherwise addition module is used for original image vegetarian refreshments Pixel value be added with deviant, obtain offset pixel values, and the offset pixel values are transmitted to output Module, the output module is used for output offset pixel value.
When SAO decoding calculating is carried out using HEVC SAO computing devices, original pixels are obtained first Module obtains original image vegetarian refreshments.In the present embodiment, the original pixels are filtered pixel. Then reference pixel acquisition module SAO types of block of pixels according to where original image vegetarian refreshments obtain the original image The corresponding reference image vegetarian refreshments of vegetarian refreshments.The SAO types of block of pixels include BO classes where the original image vegetarian refreshments Type, EO-0 types, EO-1 types, EO-2 types and EO-3 types.In the present embodiment, institute Stating device also includes memory cell, and the memory cell is used to store original image vegetarian refreshments and reference image vegetarian refreshments. Preferably, the memory cell is register array.Register array is one group of register of queueing discipline Group.As shown in figure 3, the schematic diagram of the register array being related to for an embodiment of the present invention.Wherein count Word 1-9 represents register respectively, for convenience of description, is deposited with a register in register array below As a example by one pixel of storage, it is described further to obtaining reference image vegetarian refreshments according to the SAO types of block of pixels. Assuming that the pixel of register 1-9 storages is posted to store pixel A in A-I, i.e. register 1 in Fig. 3 Pixel B is stored in storage 2, pixel I is stored in register 9.Pixel 1-9 belongs to a picture Plain block, so that pixel E (pixel stored in register 5) is for original image vegetarian refreshments as an example, works as SAO When type includes BO types, without choosing reference image vegetarian refreshments;When SAO types are EO-0 types, as The corresponding reference image vegetarian refreshments of vegetarian refreshments E is pixel D and pixel F, i.e., with the immediate left sides of pixel E Two pixels on right both sides;When SAO types are EO-1 types, the corresponding reference images of pixel E Vegetarian refreshments is pixel B and pixel H, i.e., upper and lower two pixels immediate with pixel E;Work as SAO When type is EO-1 types, the corresponding reference image vegetarian refreshments of pixel E is pixel A and pixel I, i.e., With the immediate upper left sides of pixel E and the pixel of lower right;When SAO types are EO-1 types, The corresponding reference image vegetarian refreshments of pixel E is pixel C and pixel G, i.e., immediate with pixel E Upper right side and the pixel of lower left.
Then sequence number computing module is calculated the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments, is obtained One sequence number value.Sequence number computing module is compared displacement to the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments Deng operation, and then sequence number value is obtained, specific computational methods are in accordance with HEVC agreements.Then deviant is true Mapping of the cover half block 103 according to the sequence number value and deviant of the SAO types of block of pixels where original image vegetarian refreshments Relation, obtains the corresponding deviant of sequence number value that sequence number computing module is calculated.Picture where original image vegetarian refreshments The SAO types of plain block are different, and sequence number value is also just different from the mapping relations of deviant.So far, deviant Calculate and complete, complete the one-level decoding that SAO decodings are calculated.
Then bite rate control command parameter acquisition module obtains bite rate control command parameter.Then judge module Value according to acquired bite rate control command parameter judges whether to use the pixel value of original image vegetarian refreshments, if It is to transmit to output module the pixel value of original image vegetarian refreshments, the output module exports original image vegetarian refreshments Pixel value;Otherwise with deviant be added the pixel value of original image vegetarian refreshments by addition module, obtains offseting picture Element value, and the offset pixel values are transmitted to output module, the output module output offset pixel value. In the present embodiment, the value of bite rate control command parameter is 0 or 1.When bite rate control command parameter can be with Obtained by parsing bite rate control order.When the value of bite rate control command parameter is 0, then output module Output original pixel value, when the value of bite rate control command parameter is 1, output module output offset pixel Value, the offset pixel values are the pixel value of original image vegetarian refreshments and deviant is added the value for obtaining.So far, SAO decoding calculating is fully completed, and completes two grades of decodings that SAO decodings are calculated.
2 are referred to, is the flow chart of the HEVC SAO computational methods that an embodiment of the present invention is related to.
And inventor additionally provides a kind of HEVC SAO computational methods, methods described is applied to HEVC SAO computing devices include acquisition module, sequence number computing module, deviant determining module, judgement Module, addition module and output module;The acquisition module includes original pixels acquisition module, reference image Plain acquisition module and bite rate control command parameter acquisition module;The original pixels acquisition module and sequence number meter Module connection is calculated, the reference pixel acquisition module is connected with sequence number computing module, and the sequence number calculates mould Block confirms that module is connected with deviant, and the deviant confirms that module is connected with judge module, the judgement Module is connected with addition module, and the bite rate control command parameter acquisition module is connected with the judge module; The judge module is connected with output module, and the addition module is connected with output module;Methods described bag Include following steps:
Initially enter step S201 original pixels acquisition module and obtain original image vegetarian refreshments.In the present embodiment, The original pixels are filtered pixel.Then enter step S202 reference pixels acquisition module according to The SAO types of block of pixels obtain the corresponding reference image vegetarian refreshments of the original image vegetarian refreshments where original image vegetarian refreshments.Institute State the SAO types of block of pixels where original image vegetarian refreshments include BO types, EO-0 types, EO-1 types, EO-2 types and EO-3 types.In the present embodiment, described device also includes memory cell, described Memory cell is used to store original image vegetarian refreshments and reference image vegetarian refreshments.Preferably, the memory cell is to post Storage array.Register array is one group of register group of queueing discipline.As shown in figure 3, being the present invention The schematic diagram of the register array that one implementation method is related to.Wherein numeral 1-9 represents register respectively, in order to It is easy to explanation, below so that a register in register array stores a pixel as an example, to basis The SAO types of block of pixels obtain reference image vegetarian refreshments and are described further.Assuming that register 1-9 is deposited in Fig. 3 The pixel of storage is storage pixel A in A-I, i.e. register 1, and pixel B is stored in register 2, Pixel I is stored in register 9.Pixel 1-9 belongs to a block of pixels, with pixel E (deposits The pixel stored in device 5) for as a example by original image vegetarian refreshments, when SAO types include BO types, nothing Reference image vegetarian refreshments need to be chosen;When SAO types are EO-0 types, the corresponding reference image vegetarian refreshments of pixel E It is pixel D and pixel F, i.e., with two pixels of the immediate the right and lefts of pixel E;When When SAO types are EO-1 types, the corresponding reference image vegetarian refreshments of pixel E is pixel B and pixel H, i.e., upper and lower two pixels immediate with pixel E;When SAO types are EO-1 types, The corresponding reference image vegetarian refreshments of pixel E is pixel A and pixel I, i.e., immediate with pixel E Upper left side and the pixel of lower right;When SAO types are EO-1 types, the corresponding ginsengs of pixel E Pixel is examined for pixel C and pixel G, i.e., with the immediate upper right side of pixel E and lower left Pixel.
The pixel value of original image vegetarian refreshments and reference image vegetarian refreshments is entered into step S203 sequence numbers computing module then Row is calculated, and obtains a sequence number value.Sequence number computing module is to original image vegetarian refreshments and the pixel value of reference image vegetarian refreshments The operation such as displacement is compared, and then obtains sequence number value, specific computational methods are in accordance with HEVC agreements. Then deviant determining module 103 according to the sequence number value of the SAO types of block of pixels where original image vegetarian refreshments with The mapping relations of deviant, obtain the corresponding deviant of sequence number value that sequence number computing module is calculated.It is original The SAO types of block of pixels are different where pixel, and sequence number value is also just different from the mapping relations of deviant. So far, deviant is calculated and completed, and completes the one-level decoding that SAO decodings are calculated.
Then enter step S204 bite rate control command parameters acquisition module and obtain bite rate control command parameter. Then the value of the bite rate control command parameter into step S205 judge modules according to acquired in judges whether to adopt With the pixel value of original image vegetarian refreshments, if then into step S206 by the pixel value of original image vegetarian refreshments transmit to Output module, the output module exports the pixel value of original image vegetarian refreshments;Otherwise enter step S207 additions With deviant be added the pixel value of original image vegetarian refreshments by module, obtains offset pixel values, and by the skew Pixel value is transmitted to output module, the output module output offset pixel value.In the present embodiment, The value of bite rate control command parameter is 0 or 1.When bite rate control command parameter can be by parsing bite rate control Order is obtained.When the value of bite rate control command parameter is 0, then output module exports original pixel value, When the value of bite rate control command parameter is 1, output module output offset pixel value, the offset pixels The pixel value that value is original image vegetarian refreshments is added the value for obtaining with deviant.So far, SAO decodings calculate complete Portion completes, and completes two grades of decodings that SAO decodings are calculated.
HEVC SAO computational methods and device described in above-mentioned technical proposal, described device include obtaining mould Block, sequence number computing module, deviant determining module, judge module, addition module and output module.Institute The method of stating specifically includes following steps:Original pixels acquisition module obtains original image vegetarian refreshments first, then joins Examine pixel acquisition module SAO types of block of pixels according to where original image vegetarian refreshments and obtain the original image vegetarian refreshments pair The reference image vegetarian refreshments answered, then sequence number computing module the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments is entered Row is calculated, and obtains a sequence number value, then deviant determining module block of pixels according to where original image vegetarian refreshments The sequence number value of SAO types and the mapping relations of deviant, obtain the sequence number value that sequence number computing module is calculated Corresponding deviant, then bite rate control command parameter acquisition module is for obtaining bite rate control command parameter. Then the value of bite rate control command parameter of the judge module according to acquired in judges whether using original image vegetarian refreshments Pixel value, if then transmitting to output module the pixel value of original image vegetarian refreshments, output module output is former The pixel value of beginning pixel;Otherwise with deviant be added the pixel value of original image vegetarian refreshments by addition module, obtains To offset pixel values, and the offset pixel values are transmitted to output module, output module output offset picture Element value.It is divided into two-stage for SAO decodings to complete, to calculate deviant, second step is selection to the first order The value that the value of original image vegetarian refreshments exports original image vegetarian refreshments plus deviant or directly is exported, is greatly simplified as SAO decodes calculation process step, accordingly, SAO computing devices is decreased in hardware circuit design Hardware area, so as to reduce hardware cost, at the same the device of two-layer configuration can with continuous productive process, plus The speed that fast SAO decodings are calculated, the design needs of power consumption are reduced so as to reach, thus in computer chip Field has wide market prospects.
It should be noted that herein, such as first and second or the like relational terms are used merely to One entity or operation are made a distinction with another entity or operation, and is not necessarily required or is implied There is any this actual relation or order between these entities or operation.And, term " including ", "comprising" or any other variant thereof is intended to cover non-exclusive inclusion, so that being including one The process of row key element, method, article or terminal device not only include those key elements, but also including not having There are other key elements being expressly recited, or also include being set for this process, method, article or terminal Standby intrinsic key element.In the absence of more restrictions, by sentence " including ... " or " including ... " The key element of restriction, it is not excluded that in the process including the key element, method, article or terminal device Also there is other key element.Additionally, herein, the reason such as " being more than ", " being less than ", " exceeding " Solve as not including this number;" more than ", " below ", " within " etc. be interpreted as including this number.
Although being described to the various embodiments described above, those skilled in the art once learn Basic creative concept, then can make other change and modification, so above institute to these embodiments Only embodiments of the invention are stated, scope of patent protection of the invention is not thereby limited, it is every using this Equivalent structure or equivalent flow conversion that description of the invention and accompanying drawing content are made, or directly or indirectly use In other related technical fields, similarly it is included within scope of patent protection of the invention.

Claims (10)

1. a kind of HEVC SAO computing devices, it is characterised in that described device include acquisition module, Sequence number computing module, deviant determining module, judge module, addition module and output module;It is described to obtain Modulus block includes that original pixels acquisition module, reference pixel acquisition module and bite rate control command parameter are obtained Module;The original pixels acquisition module is connected with sequence number computing module, the reference pixel acquisition module It is connected with sequence number computing module, the sequence number computing module confirms that module is connected with deviant, the skew Value confirms that module is connected with judge module, and the judge module is connected with addition module, the bite rate control Command parameter acquisition module is connected with the judge module;The judge module is connected with output module, institute Addition module is stated to be connected with output module;
The original pixels acquisition module is used to obtain original image vegetarian refreshments;
The SAO types that the reference pixel acquisition module is used for the block of pixels according to where original image vegetarian refreshments are obtained The corresponding reference image vegetarian refreshments of the original image vegetarian refreshments;
The sequence number computing module is used to calculate the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments, Obtain a sequence number value;
The deviant determining module is used for the sequence number of the SAO types of block of pixels according to where original image vegetarian refreshments Value and the mapping relations of deviant, obtain the corresponding deviant of sequence number value that sequence number computing module is calculated;
The bite rate control command parameter acquisition module is used to obtain bite rate control command parameter;
The value that the judge module is used for the bite rate control command parameter according to acquired in judges whether using original The pixel value of beginning pixel, it is described defeated if then transmitting to output module the pixel value of original image vegetarian refreshments Go out module for exporting the pixel value of original image vegetarian refreshments;Otherwise addition module is used for the picture of original image vegetarian refreshments Element value is added with deviant, obtains offset pixel values, and the offset pixel values are transmitted to output module, The output module is used for output offset pixel value.
2. a kind of HEVC SAO computing devices as claimed in claim 1, it is characterised in that described Device also includes memory cell, and the memory cell is used to store original image vegetarian refreshments and reference image vegetarian refreshments.
3. a kind of HEVC SAO computing devices as claimed in claim 2, it is characterised in that described Memory cell is register array.
4. HEVC SAO computing devices as claimed in claim 1, it is characterised in that described original The SAO types of block of pixels include BO types, EO-0 types, EO-1 types, EO-2 where pixel Type and EO-3 types.
5. HEVC SAO computing devices as claimed in claim 1, it is characterised in that bite rate control The value of command parameter is 0 or 1.
6. a kind of HEVC SAO computational methods, it is characterised in that methods described is applied to HEVC SAO Computing device includes acquisition module, sequence number computing module, deviant determining module, judge module, addition Module and output module;The acquisition module includes original pixels acquisition module, reference pixel acquisition module With bite rate control command parameter acquisition module;The original pixels acquisition module is connected with sequence number computing module, The reference pixel acquisition module is connected with sequence number computing module, and the sequence number computing module is true with deviant Recognize module connection, the deviant confirms that module is connected with judge module, the judge module and addition mould Block is connected, and the bite rate control command parameter acquisition module is connected with the judge module;The judgement mould Block is connected with output module, and the addition module is connected with output module;Methods described comprises the following steps:
Original pixels acquisition module obtains original image vegetarian refreshments;
Reference pixel acquisition module SAO types of block of pixels according to where original image vegetarian refreshments obtain the original image The corresponding reference image vegetarian refreshments of vegetarian refreshments;
Sequence number computing module is calculated the pixel value of original image vegetarian refreshments and reference image vegetarian refreshments, obtains a sequence Number value;
Deviant the determining module sequence number value of the SAO types of block of pixels and skew according to where original image vegetarian refreshments The mapping relations of value, obtain the corresponding deviant of sequence number value that sequence number computing module is calculated;
Bite rate control command parameter acquisition module is used to obtain bite rate control command parameter;
The value of bite rate control command parameter of the judge module according to acquired in judges whether using original image vegetarian refreshments Pixel value, if then transmitting to output module the pixel value of original image vegetarian refreshments, output module output is former The pixel value of beginning pixel;Otherwise with deviant be added the pixel value of original image vegetarian refreshments by addition module, obtains To offset pixel values, and the offset pixel values are transmitted to output module, output module output offset picture Element value.
7. a kind of HEVC SAO computational methods as claimed in claim 6, it is characterised in that described Device also includes memory cell, and methods described also includes:Memory cell stores original image vegetarian refreshments and reference Pixel.
8. a kind of HEVC SAO computational methods as claimed in claim 7, it is characterised in that described Memory cell is register array.
9. HEVC SAO computational methods as claimed in claim 6, it is characterised in that described original The SAO types of block of pixels include BO types, EO-0 types, EO-1 types, EO-2 where pixel Type and EO-3 types.
10. HEVC SAO computational methods as claimed in claim 6, it is characterised in that bite rate control The value of command parameter is 0 or 1.
CN201510873861.5A 2015-12-02 2015-12-02 HEVC SAO calculation method and device Active CN106817583B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201510873861.5A CN106817583B (en) 2015-12-02 2015-12-02 HEVC SAO calculation method and device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510873861.5A CN106817583B (en) 2015-12-02 2015-12-02 HEVC SAO calculation method and device

Publications (2)

Publication Number Publication Date
CN106817583A true CN106817583A (en) 2017-06-09
CN106817583B CN106817583B (en) 2020-01-10

Family

ID=59105804

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510873861.5A Active CN106817583B (en) 2015-12-02 2015-12-02 HEVC SAO calculation method and device

Country Status (1)

Country Link
CN (1) CN106817583B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111587576A (en) * 2018-01-05 2020-08-25 株式会社索思未来 Encoding method, decoding method, encoding device, decoding device, encoding program, and decoding program

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130182759A1 (en) * 2011-06-22 2013-07-18 Texas Instruments Incorporated Method and Apparatus for Sample Adaptive Offset Parameter Estimation in Video Coding
CN103283234A (en) * 2011-01-09 2013-09-04 联发科技股份有限公司 Apparatus and method of sample adaptive offset for video coding
CN103404137A (en) * 2011-01-09 2013-11-20 联发科技股份有限公司 Apparatus and method of efficient sample adaptive offset
CN103442229A (en) * 2013-08-27 2013-12-11 复旦大学 Bit rate estimation method of SAO mode decision applied to encoder of HEVC standard
CN103442238A (en) * 2013-08-29 2013-12-11 复旦大学 Encoder SAO hardware processing method applicable to HEVC standard
CN103636210A (en) * 2011-06-23 2014-03-12 夏普株式会社 Offset decoding device, offset encoding device, image filter device, and data structure
CN103959777A (en) * 2011-10-13 2014-07-30 高通股份有限公司 Sample adaptive offset merged with adaptive loop filter in video coding
US20140334536A1 (en) * 2012-05-03 2014-11-13 Texas Instruments Incorporated Signaling signed band offset values for sample adaptive offset (sao) filtering in video coding
CN104380751A (en) * 2012-06-27 2015-02-25 索尼公司 Image processing device and method

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103283234A (en) * 2011-01-09 2013-09-04 联发科技股份有限公司 Apparatus and method of sample adaptive offset for video coding
CN103404137A (en) * 2011-01-09 2013-11-20 联发科技股份有限公司 Apparatus and method of efficient sample adaptive offset
US20130182759A1 (en) * 2011-06-22 2013-07-18 Texas Instruments Incorporated Method and Apparatus for Sample Adaptive Offset Parameter Estimation in Video Coding
CN103636210A (en) * 2011-06-23 2014-03-12 夏普株式会社 Offset decoding device, offset encoding device, image filter device, and data structure
CN103959777A (en) * 2011-10-13 2014-07-30 高通股份有限公司 Sample adaptive offset merged with adaptive loop filter in video coding
US20140334536A1 (en) * 2012-05-03 2014-11-13 Texas Instruments Incorporated Signaling signed band offset values for sample adaptive offset (sao) filtering in video coding
CN104380751A (en) * 2012-06-27 2015-02-25 索尼公司 Image processing device and method
CN103442229A (en) * 2013-08-27 2013-12-11 复旦大学 Bit rate estimation method of SAO mode decision applied to encoder of HEVC standard
CN103442238A (en) * 2013-08-29 2013-12-11 复旦大学 Encoder SAO hardware processing method applicable to HEVC standard

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
CHIN-MING FU,ET AL.: "Sample Adaptive Offset for HEVC", 《2011 IEEE INTERNATIONAL WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING》 *
赵川,张萌萌,马希荣: "一种HEVC样点自适应补偿改进方法", 《电视技术》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111587576A (en) * 2018-01-05 2020-08-25 株式会社索思未来 Encoding method, decoding method, encoding device, decoding device, encoding program, and decoding program
US11330282B2 (en) 2018-01-05 2022-05-10 Socionext Inc. Encoding and decoding with signaling of SAO parameters

Also Published As

Publication number Publication date
CN106817583B (en) 2020-01-10

Similar Documents

Publication Publication Date Title
CN105681807B (en) It is a kind of to divide pixel motion vector computational methods and device based on H264 agreements
CN104427337A (en) Region of interest (ROI) video coding method and apparatus based on object detection
WO2020238439A1 (en) Video quality-of-service enhancement method under restricted bandwidth of wireless ad hoc network
CN105554502A (en) Distributed compressed sensing video encoding and decoding method based on foreground-background separation
WO2024098715A1 (en) Video compression method and system for baseboard management control chip, and related components
CN106303521B (en) A kind of HEVC Rate-distortion optimization method based on sensitivity of awareness
CN102970531A (en) Method for implementing near-lossless image compression encoder hardware based on joint photographic experts group lossless and near-lossless compression of continuous-tone still image (JPEG-LS)
CN206117878U (en) Intelligent video analysis device, equipment and video monitor system
CN106817583A (en) A kind of HEVC SAO computational methods and device
Dong et al. Configurable image rectification and disparity refinement for stereo vision
CN104469381A (en) Implement system of VLSI adopting adaptive adjustment algorithm for H.264 motion estimation search window
CN104657960A (en) Gray level image contrast drawing method and device
CN103092559B (en) For the multiplier architecture of DCT/IDCT circuit under HEVC standard
CN113112557A (en) Block self-adaptive carton image compression method based on dictionary learning
CN105376586A (en) Three-level flow line hardware architecture suitable for integer motion estimation in HEVC standard
CN202634596U (en) CCD-based high definition network shooting system
CN103824308A (en) Image processing method in wireless multimedia sensor network
CN110996005B (en) Real-time digital image enhancement method and system
CN103369325B (en) A kind of low complex degree video compress transmission method being applicable to wireless video Sensor Network
CN109886188B (en) Image processing-based PEMFC cathode runner water visualization processing method
CN104363459A (en) Hardware filling method applicable to infra-frame prediction reference pixels in HEVC (high efficiency video coding) standard
CN114037646A (en) Intelligent image detection method, system, readable medium and equipment based on Internet of things
Bao et al. Image Compression for Wireless Sensor Network: A Model Segmentation‐Based Compressive Autoencoder
CN109688350A (en) Processing system for video based on non-refrigeration type thermal infrared imager
CN201199358Y (en) Module for processing software data of monitoring system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder
CP01 Change in the name or title of a patent holder

Address after: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China

Patentee after: Ruixin Microelectronics Co., Ltd

Address before: 350003 building, No. 89, software Avenue, Gulou District, Fujian, Fuzhou 18, China

Patentee before: Fuzhou Rockchips Electronics Co.,Ltd.