CN106788589B - Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication - Google Patents
Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication Download PDFInfo
- Publication number
- CN106788589B CN106788589B CN201611131831.8A CN201611131831A CN106788589B CN 106788589 B CN106788589 B CN 106788589B CN 201611131831 A CN201611131831 A CN 201611131831A CN 106788589 B CN106788589 B CN 106788589B
- Authority
- CN
- China
- Prior art keywords
- output
- module
- signal
- timer
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B3/00—Line transmission systems
- H04B3/02—Details
- H04B3/20—Reducing echo effects or singing; Opening or closing transmitting path; Conditioning for transmission in one direction or the other
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Small-Scale Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention provides a method for inhibiting signal circulation of a distributed FA system based on peer-to-peer communication, which is characterized by comprising the following steps: a. a node receives a signal; b. the node respectively transmits the received signals to the signal sending control logic module and the signal holding module; c. the signal sending control logic module analyzes and processes the received signal and then transmits the signal to the next node; d. and the signal holding module holds the received signal for a specified time and outputs the signal to the internal logic application. The invention effectively weakens the signal circulation.
Description
Technical Field
The invention belongs to the field of power distribution network communication, and particularly relates to a distributed FA system signal circulation restraining method based on peer-to-peer communication.
Background
In a distributed FA system based on peer-to-peer communication, each switch node operates independently, and corresponding functions are completed through switch node interaction signals directly connected with surrounding topology. When a node generates a signal to be transmitted and forwarded, the signal is transmitted between the nodes and finally reaches each node in the system.
When the mesh structure exists in the topology, signal transmission forms signal circulation in the mesh, and once the circulation is formed, the signal circulation is still permanently continuous even if the signal source disappears, which has great influence on the stability and safety of the system. In the traditional processing method, after a signal is received, the received signal is firstly kept by a node, and the kept signal enters internal logic for processing and is simultaneously transmitted outwards. After the signal source disappears, the nodes keep the self-maintenance of the received signal, so that the signal transmission is still continued to be the first factor for generating the signal circulation. In addition, the transmission process is not controlled in the signal transmission stage, and the simple forwarding is the second factor for generating the signal circulation.
Disclosure of Invention
The invention aims to provide a method for inhibiting signal circulation of a distributed FA system based on peer-to-peer communication, aiming at the defects of the prior art and effectively weakening the signal circulation.
The invention provides a method for inhibiting signal circulation of a distributed FA system based on peer-to-peer communication, which is characterized by comprising the following steps:
a. a node receives a signal;
b. the node respectively transmits the received signals to the signal sending control logic module and the signal holding module;
c. the signal sending control logic module analyzes and processes the received signal and then transmits the signal to the next node;
d. and the signal holding module holds the received signal for a specified time and outputs the signal to the internal logic application.
In the technical scheme, the signal sending control logic module comprises a logic pressure plate module, an AND gate module, a NOT gate module, a first delay switch-on timer, a second delay switch-on timer and a sending control signal output module; the logic pressure plate module outputs the received signal to the AND gate module, and the output end of the NOT gate module is connected with the input end of the AND gate module; the output end of the AND gate module is connected with the input end of the second delay switch-on timer; the output end of the second time delay on-timer is connected with the input end of the first time delay on-timer; the output end of the first time delay switch-on timer is connected with the input end of the non-gate module; the second time delay connection timer outputs signals to the sending control signal output module.
In the above technical solution, step c includes the following steps:
1) and when the signal logic pressure plate module receives a signal (the signal input is high level 1), the output of the AND gate is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the output of the sending control signal output module is 0, after t2 time, the output of the second delay switch-on timer is 1, the output of the sending control signal output module is 1, and the output time of the sending control signal output module is low level of t 2.
2) And when the process of 1) is finished, the input of the first delay switch-on timer is 1, the initial output is 0, after t1 time, the output of the first delay switch-on timer is 1, the input of the NOT gate module is 1, the output of the NOT gate module is 0, the output of the AND gate module is 0, the input of the second delay switch-on timer is 0, the output of the sending control signal output module is 0, and the output time of the sending control signal output module is a high level of t 1.
3) When the process 2) is finished, the input of the first delay switch-on timer is 0, the output is 0, the input of the NOT gate module is 0, the output is 1, the two inputs of the AND gate module are 1, the output is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the process is the same as the initial condition of the process 1), the process 2) is continuously repeated, and the output end of the transmission control signal output module generates a square wave control signal with adjustable duty ratio and the period of t1+ t 2;
where t1 is a high duration indicating that signaling is allowed; t2 is a low duration indicating that signal transmission is disabled.
In the above technical solution, the initial state of the signal sending control logic module is that the logic pressure plate module is not turned on with a signal (not turned on with a low level of 0), the output of the and gate module is 0, the input of the second delay-on timer is 0, the output of the sending control signal output module is 0, the input of the first delay-on timer is 0, the output of the first delay-on timer is 0, and the input of the not gate module is 0 and the output of the not gate module is 1.
The invention changes the signal processing flow, the received signal after signal holding is only output to the internal logic application direction, the sending signal is directly taken from the received signal, the first factor generating signal circulation is avoided, and the signal is sent to the outside after being processed by the sending control logic, thereby solving the second factor generating signal circulation.
Drawings
FIG. 1 is a schematic view of the principle of circulation formation;
FIG. 2 is a schematic flow diagram of the present invention;
FIG. 3 is a schematic diagram of a signaling control logic module;
FIG. 4 is a schematic diagram of the signal transmission control logic block output signal a;
FIG. 5 is a schematic diagram b of the signal transmission control logic module output signal;
Detailed Description
The invention will be further described in detail with reference to the following drawings and specific examples, which are not intended to limit the invention, but are for clear understanding.
As shown in fig. 1, the present invention provides a method for suppressing signal circulation of a distributed FA system based on peer-to-peer communication, which is characterized in that it comprises the following steps:
a. a node receives a signal;
b. the node respectively transmits the received signals to the signal sending control logic module and the signal holding module;
c. the signal sending control logic module analyzes and processes the received signal and then transmits the signal to the next node;
d. and the signal holding module holds the received signal for a specified time and outputs the signal to the internal logic application.
In the technical scheme, the signal sending control logic module comprises a logic pressure plate module, an AND gate module, a NOT gate module, a first delay switch-on timer, a second delay switch-on timer and a sending control signal output module; the logic pressure plate module outputs the received signal to the AND gate module, and the output end of the NOT gate module is connected with the input end of the AND gate module; the output end of the AND gate module is connected with the input end of the second delay switch-on timer; the output end of the second time delay on-timer is connected with the input end of the first time delay on-timer; the output end of the first time delay switch-on timer is connected with the input end of the non-gate module; the second time delay connection timer outputs signals to the sending control signal output module.
In the above technical solution, step c includes the following steps:
1) and when the signal logic pressure plate module receives a signal (the signal input is high level 1), the output of the AND gate is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the output of the sending control signal output module is 0, after t2 time, the output of the second delay switch-on timer is 1, the output of the sending control signal output module is 1, and the output time of the sending control signal output module is low level of t 2.
2) And when the process of 1) is finished, the input of the first delay switch-on timer is 1, the initial output is 0, after t1 time, the output of the first delay switch-on timer is 1, the input of the NOT gate module is 1, the output of the NOT gate module is 0, the output of the AND gate module is 0, the input of the second delay switch-on timer is 0, the output of the sending control signal output module is 0, and the output time of the sending control signal output module is a high level of t 1.
3) When the process 2) is finished, the input of the first delay switch-on timer is 0, the output is 0, the input of the NOT gate module is 0, the output is 1, the two inputs of the AND gate module are 1, the output is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the process is the same as the initial condition of the process 1), the process 2) is continuously repeated, and the output end of the transmission control signal output module generates a square wave control signal with adjustable duty ratio and the period of t1+ t 2;
where t1 is a high duration indicating that signaling is allowed; t2 is a low duration indicating that signal transmission is disabled.
In the above technical solution, the initial state of the signal sending control logic module is that the logic pressure plate module is not turned on with a signal (not turned on with a low level of 0), the output of the and gate module is 0, the input of the second delay-on timer is 0, the output of the sending control signal output module is 0, the input of the first delay-on timer is 0, the output of the first delay-on timer is 0, and the input of the not gate module is 0 and the output of the not gate module is 1.
The invention changes the signal processing flow, the received signal after signal holding is only output to the internal logic application direction, the sending signal is directly taken from the received signal, the first factor generating signal circulation is avoided, and the signal is sent to the outside after being processed by the sending control logic, thereby solving the second factor generating signal circulation. This patent is with the continuation signal that needs the conveying in the system, converts the duty cycle signal that the pulse is taken adjustable into, and when the signal source disappeared, the duty cycle signal of transmission between each switch node disappeared simultaneously, has guaranteed the continuity of inside application signal simultaneously.
Details not described in this specification are within the skill of the art that are well known to those skilled in the art.
Claims (3)
1. A method for suppressing signal circulation of a distributed FA system based on peer-to-peer communication is characterized by comprising the following steps:
a. a node receives a signal;
b. the node respectively transmits the received signals to the signal sending control logic module and the signal holding module;
c. the signal sending control logic module analyzes and processes the received signal and then transmits the signal to the next node;
d. the signal holding module holds the received signal for a specified time and outputs the signal to the internal logic application;
the step c comprises the following steps:
1) when the logic pressure plate module receives a signal and the input of the signal is high level 1, the output of the AND gate is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the output of the sending control signal output module is 0, after t2 time, the output of the second delay switch-on timer is 1, the output of the sending control signal output module is 1, and the output time of the sending control signal output module is low level of t 2;
2) when the process of 1) is finished, the input of the first delay switch-on timer is 1, the initial output is 0, after t1 time, the output of the first delay switch-on timer is 1, the input of the NOT gate module is 1, the output of the NOT gate module is 0, the output of the AND gate module is 0, the input of the second delay switch-on timer is 0, the output of the sending control signal output module is 0, and the output time of the sending control signal output module is a high level of t 1;
3) when the process 2) is finished, the input of the first delay switch-on timer is 0, the output is 0, the input of the NOT gate module is 0, the output is 1, the two inputs of the AND gate module are 1, the output is 1, the input of the second delay switch-on timer is 1, the initial output is 0, the process is the same as the initial condition of the process 1), the process 2) is continuously repeated, and the output end of the transmission control signal output module generates a square wave control signal with adjustable duty ratio and the period of t1+ t 2;
where t1 is a high duration indicating that signaling is allowed; t2 is a low duration indicating that signal transmission is disabled.
2. The distributed FA system signal circulation suppression method based on peer-to-peer communication according to claim 1, wherein the signal transmission control logic module comprises a logic pressure plate module, an AND gate module, a NOT gate module, a first delay-on timer, a second delay-on timer and a transmission control signal output module; the logic pressure plate module outputs the received signal to the AND gate module, and the output end of the NOT gate module is connected with the input end of the AND gate module; the output end of the AND gate module is connected with the input end of the second delay switch-on timer; the output end of the second time delay on-timer is connected with the input end of the first time delay on-timer; the output end of the first time delay switch-on timer is connected with the input end of the non-gate module; the second time delay connection timer outputs signals to the sending control signal output module.
3. The method of claim 2, wherein the initial state of the signaling control logic module is that the logic pressure plate module is not inputting a signal, the output of the and gate module is 0, the input of the second delay-on timer is 0, the output of the signaling control signal output module is 0, the input of the first delay-on timer is 0, the output of the first delay-on timer is 0, and the output of the not gate module is 0 and the output of the not gate module is 1.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201611131831.8A CN106788589B (en) | 2016-12-09 | 2016-12-09 | Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201611131831.8A CN106788589B (en) | 2016-12-09 | 2016-12-09 | Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106788589A CN106788589A (en) | 2017-05-31 |
CN106788589B true CN106788589B (en) | 2020-07-24 |
Family
ID=58879526
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201611131831.8A Active CN106788589B (en) | 2016-12-09 | 2016-12-09 | Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106788589B (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1735081A (en) * | 2004-08-11 | 2006-02-15 | 华为技术有限公司 | Control method and circuit for line drive output signal waveform |
CN101110582A (en) * | 2006-07-17 | 2008-01-23 | 凌阳科技股份有限公司 | Delayed control circuit |
CN105048829A (en) * | 2015-07-10 | 2015-11-11 | 湖南大学 | Method, device and system for inhibiting ring current between large power PWM (Pulse-Width Modulation) rectification power supply modules |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102008049662B4 (en) * | 2008-09-30 | 2012-07-12 | Infineon Technologies Ag | Method and device for checking asynchronous transmission of control signals |
-
2016
- 2016-12-09 CN CN201611131831.8A patent/CN106788589B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1735081A (en) * | 2004-08-11 | 2006-02-15 | 华为技术有限公司 | Control method and circuit for line drive output signal waveform |
CN101110582A (en) * | 2006-07-17 | 2008-01-23 | 凌阳科技股份有限公司 | Delayed control circuit |
CN105048829A (en) * | 2015-07-10 | 2015-11-11 | 湖南大学 | Method, device and system for inhibiting ring current between large power PWM (Pulse-Width Modulation) rectification power supply modules |
Also Published As
Publication number | Publication date |
---|---|
CN106788589A (en) | 2017-05-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA3139533A1 (en) | Rate-optimized congestion management | |
SG10201806973SA (en) | A transmitter-receiver system | |
ATE493814T1 (en) | SUBSCRIBER AND COMMUNICATION CONTROLLER OF A COMMUNICATION SYSTEM AND METHOD FOR REALIZING A GATEWAY FUNCTIONALITY IN A SUBSCRIBER OF A COMMUNICATION SYSTEM | |
WO2009154401A3 (en) | Method and system for maintaining connections between a terminal and servers in a communication system | |
NZ590403A (en) | Method and control system for controlling power conversion in a power converter | |
MX355180B (en) | Bus system, and method for operating such a bus system. | |
WO2017200898A3 (en) | Apparatus, system and method of terminating a neighbor awareness networking (nan) path | |
WO2017045546A1 (en) | Time synchronization packet processing method and device | |
WO2016176891A1 (en) | Smart home control gateway | |
JP2020522146A5 (en) | ||
CN106788589B (en) | Method for inhibiting signal circulation of distributed FA system based on peer-to-peer communication | |
US20190273699A1 (en) | Graceful designated router handoff | |
JP2015531182A5 (en) | ||
CN104597878A (en) | Controller time synchronizing method of industrial control system | |
CN105207971A (en) | Data transmission method and device | |
CN105553795A (en) | Method for transmitting standard Ethernet data in industrial Ethernet | |
JP2016126488A5 (en) | ||
CN100433686C (en) | Loop detection method and system of intersection ring in elastic group ring | |
MX2019007920A (en) | Switching method, core network device, access network device, and terminal device. | |
CN104684057A (en) | Link hibernation method for wireless sensor multi-hop network chain-like topological structure | |
WO2019099776A3 (en) | Automatic process and/or set up of welding type system | |
JP2018207343A5 (en) | ||
CN106789510A (en) | The data communications method of redundant CAN bus communication system | |
MX2018010664A (en) | Paging of a client node in a group communications system. | |
WO2020135894A3 (en) | Method and device for establishing transmission line on/off switching combination scheme for limiting short circuit current |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |