CN106779732A - 18 decimal codeds are converted into can the binary-coded method of error detection - Google Patents
18 decimal codeds are converted into can the binary-coded method of error detection Download PDFInfo
- Publication number
- CN106779732A CN106779732A CN201611048433.XA CN201611048433A CN106779732A CN 106779732 A CN106779732 A CN 106779732A CN 201611048433 A CN201611048433 A CN 201611048433A CN 106779732 A CN106779732 A CN 106779732A
- Authority
- CN
- China
- Prior art keywords
- xor
- bit stream
- bit
- piecemeal
- binary
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 29
- 238000001514 detection method Methods 0.000 title claims abstract description 27
- 238000012795 verification Methods 0.000 claims abstract description 10
- 229910002056 binary alloy Inorganic materials 0.000 claims abstract description 9
- 239000002131 composite material Substances 0.000 claims abstract description 3
- 238000012546 transfer Methods 0.000 abstract description 5
- 238000012856 packing Methods 0.000 abstract description 3
- 238000005516 engineering process Methods 0.000 description 5
- 235000013305 food Nutrition 0.000 description 5
- 238000010586 diagram Methods 0.000 description 3
- 101000911390 Homo sapiens Coagulation factor VIII Proteins 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 102000057593 human F8 Human genes 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229940047431 recombinate Drugs 0.000 description 2
- 230000007812 deficiency Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06Q—INFORMATION AND COMMUNICATION TECHNOLOGY [ICT] SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES; SYSTEMS OR METHODS SPECIALLY ADAPTED FOR ADMINISTRATIVE, COMMERCIAL, FINANCIAL, MANAGERIAL OR SUPERVISORY PURPOSES, NOT OTHERWISE PROVIDED FOR
- G06Q30/00—Commerce
- G06Q30/018—Certifying business or products
- G06Q30/0185—Product, service or business identity fraud
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Abstract
The present invention propose a kind of 18 decimal codeds be converted into can the binary-coded method of error detection, including:18 original decimal sequences are converted into 56 bit stream sequences;56 bit stream sequences are carried out into piecemeal treatment;Calculate the odd positions of each piecemeal and the check bit of even number position;Calculate 56 the 16 of bit stream sequence bit stream check bit;By the odd positions of each piecemeal and the check bit of even number position, added to the end of corresponding sub-block, to obtain new binary system piecemeal, and bit stream verification bit sequence is formed;Multiple new binary system piecemeals are combined according to order, and the bit stream verification bit sequence are added at the end of composite sequence, obtain it is final can error detection binary code sequence.The present invention can form the binary coding that can fully meet high efficient coding and data error detection function, it is ensured that the integrality and correctness of data in data transfer, data packing, data representation process.
Description
Technical field
The present invention relates to food safety trace back and information coding technique field, more particularly to a kind of 18 decimal codeds turn
Turning to can the binary-coded method of error detection.
Background technology
Information coding technique is data transfer, the basis that figure is represented and information is represented.How efficiently information to be carried out
Encode, how to ensure that information can be recovered with complete and accurate in the environment of mistake is likely to occur, just turn into weight in coding techniques
One of the research wanted and the content of the invention.
In environment of internet of things, coding (or numbering) is the key technology of article access network environment.Particularly in food
Product safe tracing field, decimal coded is widely used in a variety of applications.
The content of the invention
The purpose of the present invention is intended at least solve one of described technological deficiency.
Therefore, can the binary-coded side of error detection it is an object of the invention to propose that a kind of 18 decimal codeds are converted into
Method, can form the binary coding that can fully meet high efficient coding and data error detection function, it is ensured that data transfer, data are beaten
The integrality and correctness of data in bag, data representation process.
To achieve these goals, embodiments of the invention provide a kind of 18 decimal codeds be converted into can error detection two enter
The method for making coding, comprises the following steps:
18 original decimal sequences are converted to 56 bit stream sequences by step S1;
The 56 bit stream sequences obtained in the step S1 are carried out piecemeal treatment by step S2;
Step S3, calculates the odd positions and the check bit of even number position of each piecemeal in the step S2;
Step S4, calculates 56 the 16 of bit stream sequence bit stream check bit in the step S1, wherein, it is described
16 bit stream check bit include:7 odd check positions, 7 even check positions and 2 integrity checking positions;
Step S5, the odd positions of each piecemeal that the step S3 is obtained and the check bit of even number position, are added to
The end of corresponding sub-block, to obtain new binary system piecemeal, and 16 bit stream check bit that step S4 is obtained are by preset order
It is combined, forms bit stream verification bit sequence;
Step S6, the multiple new binary system piecemeal that the step S5 is obtained is combined according to order, and in combination
The bit stream verification bit sequence is added at the end of sequence, obtain it is final can error detection binary code sequence.
Further, the step S1, comprises the following steps:
18 original decimal codeds are converted into initial 56 bit stream sequences using following formula,
d1d2…d18=b1255+b2254+…+b552+b56,
Wherein, d1d2…d18It is 18 original decimal sequences, b1b2…b55b56It is initial 56 bit stream sequences
Row;
Then, each in above-mentioned initial 56 bit stream sequences is negated, obtains 56 final binary systems
Bit stream sequence c1c2…c55c56,
Wherein, ci=~bi, i=1 ..., 56 ,~it is logic inverse operations.
Further, in the step S2, the 56 bit stream sequences that will be finally given are according to every 14 one point
The mode of block, is divided into 4 piecemeals altogether.
Further, in the step S3,
Binary data to the odd positions in each piecemeal uses xor operation successively, obtains the verification of odd positions
Position vi, wherein, i is numbered for piecemeal;
Binary data to the even number position in each piecemeal uses xor operation successively, obtains the verification of even number position
Position wi,
Wherein, i is piecemeal numbering.
Further, in the step S4,
7 odd check position V are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
V1=~(c1 XOR c15 XOR c29 XOR c43)
V2=~(c3 XOR c17 XOR c31 XOR c45)
V3=~(c5 XOR c19 XOR c33 XOR c47)
V4=~(c7 XOR c21 XOR c35 XOR c49)
V5=~(c9 XOR c23 XOR c37 XOR c51)
V6=~(c11 XOR c25 XOR c39 XOR c53)
V7=~(c13 XOR c27 XOR c41 XOR c55)
7 even check position W are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
W1=~(c2 XOR c16 XOR c30 XOR c44)
W2=~(c4 XOR c18 XOR c32 XOR c46)
W3=~(c6 XOR c20 XOR c34 XOR c48)
W4=~(c8 XOR c22 XOR c36 XOR c50)
W5=~(c10 XOR c24 XOR c38 XOR c52)
W6=~(c12 XOR c26 XOR c40 XOR c54)
W7=~(c14 XOR c28 XOR c42 XOR c56)。
Further, 2 integrity checking positions are calculatedIncluding:
Further, in the step S5,16 bit stream check bit are combined according to following preset order, shape
Bit sequence is verified into bit stream:
18 decimal codeds according to embodiments of the present invention be converted into can the binary-coded method of error detection, by by 18
Position code conversion is bit stream sequence, by carrying out piecemeal to bit stream sequence, and check bit is constructed, then in this sequence
Among and this sequence after add check bit, carry out bit stream and recombinate to form new binary code sequence, formation can fill
Divide the binary coding for meeting high efficient coding and data error detection function, it is ensured that in data transfer, data packing, data representation process
The integrality and correctness of data.Coding techniques of the invention is combined with other identification technologies, it is ensured that data can be by just
Really, global solution is translated and.
The additional aspect of the present invention and advantage will be set forth in part in the description, and will partly become from the following description
Obtain substantially, or recognized by practice of the invention.
Brief description of the drawings
Of the invention above-mentioned and/or additional aspect and advantage will become from description of the accompanying drawings below to embodiment is combined
Substantially and be readily appreciated that, wherein:
Fig. 1 be according to 18 decimal codeds of the embodiment of the present invention be converted into can the binary-coded method of error detection stream
Cheng Tu;
Fig. 2 is the schematic diagram according to the treatment of the piecemeal of the embodiment of the present invention;
Fig. 3 is the schematic diagram of the addition check bit according to the embodiment of the present invention;
Fig. 4 is the schematic diagram that bit sequence is verified according to the bit stream of the embodiment of the present invention.
Specific embodiment
Embodiments of the invention are described below in detail, the example of the embodiment is shown in the drawings, wherein from start to finish
Same or similar label represents same or similar element or the element with same or like function.Below with reference to attached
It is exemplary to scheme the embodiment of description, it is intended to for explaining the present invention, and be not considered as limiting the invention.
In environment of internet of things, coding (or numbering) is the key technology of article access network environment.Particularly in food
Product safe tracing field, decimal coded is widely used in a variety of applications, by setting decimal coded information in packaging for foodstuff,
Realization is reviewed Food circulation.
Due to, 18 decimal codeds are widely used in food safety trace back application in recent years, therefore,
The present invention propose a kind of 18 decimal codeds be converted into can the binary-coded method of error detection, can provide a kind of has error detection
The binary coding mode of function.
As shown in figure 1,18 decimal codeds of the embodiment of the present invention be converted into can the binary-coded method of error detection,
18 original decimal sequences are converted to 56 bit stream sequences by step S1.
Specifically, 18 original decimal codeds are converted into initial 56 bit stream sequences using following formula
Row,
d1d2…d18=b1255+b2254+…+b552+b56, (1)
Wherein, d1d2…d18It is 18 original decimal sequences, b1b2…b55b56It is initial 56 bit stream sequences
Row.
Then, each in above-mentioned initial 56 bit stream sequences is taken into logical inverse, obtains final 56 two
System bit stream sequence c1c2…c55c56, wherein,
ci=~bi, (2)
I=1 ..., 56 ,~it is logic inverse operations, as shown in table 1.
bi | ~bi | ci |
0 | 1 | 1 |
1 | 0 | 0 |
Table 1
Step S2, the 56 bit stream sequences that will be obtained in step S1 carry out piecemeal treatment.
Specifically, as shown in Fig. 2 the 56 bit stream sequences that will be finally given are according to every 14 sides for piecemeal
Formula, is divided into 4 piecemeals altogether.
It should be noted that piecemeal quantity is not limited to 4, and can also be other quantity, repeat no more.Below step is with 4
Illustrated as a example by individual piecemeal.
Step S3, the odd positions of each piecemeal in calculation procedure S2 and the check bit of even number position.
First, to 14 binary sequences of each piecemeal for obtaining, as shown in table 2, according to position since first
It is numbered:
Position | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 |
Piecemeal | a1 | a2 | a3 | a4 | a5 | a6 | a7 | a8 | a9 | a10 | a11 | a12 | a13 | a14 |
Table 2
In this step, the binary data to the odd positions in each piecemeal uses xor operation successively, is somebody's turn to do
The check bit v of the odd positions of piecemeali, wherein, wherein, i is numbered for piecemeal, i ∈ { 1,2,3,4 }.
vi=a1 XOR a3 XOR a5 XOR a7 XOR a9 XOR a11 XOR a13, (3)
Wherein, XOR is logic xor operation, as shown in table 3:
a | b | a XOR b |
0 | 0 | 0 |
0 | 1 | 1 |
1 | 0 | 1 |
1 | 1 | 0 |
Table 3
Further, the binary data to the even number position in each piecemeal uses xor operation successively, obtains odd bits
The check bit w for puttingi, wherein, i is numbered for piecemeal, i ∈ { 1,2,3,4 }.
wi=a2 XOR a4 XOR a6 XOR a8 XOR a10 XOR a12 XOR a14, (4)
Table 4 shows 4 the odd check positions and even check position of piecemeal:
Table 4
Step S4,56 the 16 of bit stream sequence bit stream check bit in calculation procedure S1, wherein, 16 bit streams
Check bit includes:7 odd check positions, 7 even check positions and 2 integrity checking positions.
Specifically, 7 bit stream odd check position V are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
V1=~(c1 XOR c15 XOR c29 XOR c43)
V2=~(c3 XOR c17 XOR c31 XOR c45)
V3=~(c5 XOR c19 XOR c33 XOR c47)
V4=~(c7 XOR c21 XOR c35 XOR c49)
V5=~(c9 XOR c23 XOR c37 XOR c51)
V6=~(c11 XOR c25 XOR c39 XOR c53)
V7=~(c13 XOR c27 XOR c41 XOR c55) (5)
7 bit stream even check position W are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
W1=~(c2 XOR c16 XOR c30 XOR c44)
W2=~(c4 XOR c18 XOR c32 XOR c46)
W3=~(c6 XOR c20 XOR c34 XOR c48)
W4=~(c8 XOR c22 XOR c36 XOR c50)
W5=~(c10 XOR c24 XOR c38 XOR c52)
W6=~(c12 XOR c26 XOR c40 XOR c54)
W7=~(c14 XOR c28 XOR c42 XOR c56)。 (6)
Then, the data of all positions of bit stream for being obtained according to step S1, calculate 2 integrity checking positionsBag
Include:
Step S5, the odd positions of each piecemeal that step S3 is obtained and the check bit of even number position, added to corresponding
The end of piecemeal, to obtain new binary system piecemeal, and 16 bit stream check bit that step S4 is obtained are carried out by preset order
Combination, forms bit stream verification bit sequence.
With reference to Fig. 3, to the end of the data bit of each piecemeal, corresponding odd positions check bit sum even bit is added respectively
Check bit is put, so as to form new binary coding piecemeal.
Additionally, with reference to Fig. 4,16 bit stream check bit are combined according to following preset order, bit stream check bit is formed
Sequence:
Step S6, the multiple new binary system piecemeal that step S5 is obtained is combined according to order, and in composite sequence
End addition bit stream verification bit sequence, obtain it is final can error detection binary code sequence, it is as follows.
The binary code sequence for ultimately forming can be used to store, transmit or represent.
18 decimal codeds according to embodiments of the present invention be converted into can the binary-coded method of error detection, by by 18
Position code conversion is bit stream sequence, by carrying out piecemeal to bit stream sequence, and check bit is constructed, then in this sequence
Among and this sequence after add check bit, carry out bit stream and recombinate to form new binary code sequence, formation can fill
Divide the binary coding for meeting high efficient coding and data error detection function, it is ensured that in data transfer, data packing, data representation process
The integrality and correctness of data.Coding techniques of the invention is combined with other identification technologies, it is ensured that data can be by just
Really, global solution is translated and.
In the description of this specification, reference term " one embodiment ", " some embodiments ", " example ", " specifically show
The description of example " or " some examples " etc. means to combine specific features, structure, material or spy that the embodiment or example are described
Point is contained at least one embodiment of the invention or example.In this manual, to the schematic representation of above-mentioned term not
Necessarily refer to identical embodiment or example.And, the specific features of description, structure, material or feature can be any
One or more embodiments or example in combine in an appropriate manner.
Although embodiments of the invention have been shown and described above, it is to be understood that above-described embodiment is example
Property, it is impossible to limitation of the present invention is interpreted as, one of ordinary skill in the art is not departing from principle of the invention and objective
In the case of above-described embodiment can be changed within the scope of the invention, change, replace and modification.The scope of the present invention
Extremely equally limited by appended claims.
Claims (7)
1. be converted into can the binary-coded method of error detection for a kind of 18 decimal codeds, it is characterised in that comprise the following steps:
18 original decimal sequences are converted to 56 bit stream sequences by step S1;
The 56 bit stream sequences obtained in the step S1 are carried out piecemeal treatment by step S2;
Step S3, calculates the odd positions and the check bit of even number position of each piecemeal in the step S2;
Step S4, calculates 56 the 16 of bit stream sequence bit stream check bit in the step S1, wherein, described 16
Bit stream check bit includes:7 odd check positions, 7 even check positions and 2 integrity checking positions;
Step S5, the odd positions of each piecemeal that the step S3 is obtained and the check bit of even number position, added to corresponding
The end of piecemeal, to obtain new binary system piecemeal, and 16 bit stream check bit that step S4 is obtained are carried out by preset order
Combination, forms bit stream verification bit sequence;
Step S6, the multiple new binary system piecemeal that the step S5 is obtained is combined according to order, and in composite sequence
End add bit stream verification bit sequence, obtain it is final can error detection binary code sequence.
2. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 1, it is characterised in that
The step S1, comprises the following steps:
18 original decimal codeds are converted into initial 56 bit stream sequences using following formula,
d1d2…d18=b1255+b2254+…+b552+b56,
Wherein, d1d2…d18It is 18 original decimal sequences, b1b2…b55b56It is initial 56 bit stream sequences;
Then, each in above-mentioned initial 56 bit stream sequences is negated, obtains 56 final bit streams
Sequence c1c2…c55c56,
Wherein, ci=~bi, i=1 ..., 56 ,~it is logic inverse operations.
3. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 2, it is characterised in that
In the step S2, the 56 bit stream sequences that will be finally given are divided altogether according to every 14 modes for piecemeal
It is 4 piecemeals.
4. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 1, it is characterised in that
In the step S3,
Binary data to the odd positions in each piecemeal uses xor operation successively, obtains the check bit v of odd positionsi,
Wherein, i is piecemeal numbering;
Binary data to the even number position in each piecemeal uses xor operation successively, obtains the check bit w of even number positioni,
Wherein, i is piecemeal numbering.
5. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 2, it is characterised in that
In the step S4,
7 odd check position V are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
V1=~(c1 XOR c15 XOR c29 XOR c43)
V2=~(c3 XOR c17 XOR c31 XOR c45)
V3=~(c5 XOR c19 XOR c33 XOR c47)
V4=~(c7 XOR c21 XOR c35 XOR c49)
V5=~(c9 XOR c23 XOR c37 XOR c51)
V6=~(c11 XOR c25 XOR c39 XOR c53)
V7=~(c13 XOR c27 XOR c41 XOR c55)
7 even check position W are calculated using following formulai, i ∈ { 1,2,3,4,5,6,7 }),
W1=~(c2 XOR c16 XOR c30 XOR c44)
W2=~(c4 XOR c18 XOR c32 XOR c46)
W3=~(c6 XOR c20 XOR c34X OR c48)
W4=~(c8 XOR c22 XOR c36X OR c50)
W5=~(c10 XOR c24 XOR c38 XOR c52)
W6=~(c12 XOR c26 XOR c40 XOR c54)
W7=~(c14 XOR c28 XOR c42 XOR c56)。
6. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 5, it is characterised in that
Calculate 2 integrity checking positionsIncluding:
7. be converted into can the binary-coded method of error detection for 18 decimal codeds as claimed in claim 1, it is characterised in that
In the step S5,16 bit stream check bit are combined according to following preset order, form bit stream check bit sequence
Row:
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201611048433.XA CN106779732A (en) | 2016-11-22 | 2016-11-22 | 18 decimal codeds are converted into can the binary-coded method of error detection |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201611048433.XA CN106779732A (en) | 2016-11-22 | 2016-11-22 | 18 decimal codeds are converted into can the binary-coded method of error detection |
Publications (1)
Publication Number | Publication Date |
---|---|
CN106779732A true CN106779732A (en) | 2017-05-31 |
Family
ID=58975632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201611048433.XA Pending CN106779732A (en) | 2016-11-22 | 2016-11-22 | 18 decimal codeds are converted into can the binary-coded method of error detection |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106779732A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110533137A (en) * | 2019-08-30 | 2019-12-03 | 汕头超声印制板(二厂)有限公司 | A kind of coding method of printed circuit board retroactive notation |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3938084A (en) * | 1974-12-24 | 1976-02-10 | Honeywell Information Systems, Inc. | Error detection apparatus for verifying binary coded constants |
GB1444288A (en) * | 1974-01-08 | 1976-07-28 | Ibm | Error correction |
CN101803270A (en) * | 2007-07-31 | 2010-08-11 | 雷蒙德·吉恩·克利福德·阿图斯 | Method and system for encryption of data |
US20100306632A1 (en) * | 2009-05-27 | 2010-12-02 | International Business Machines Corporation | Error detection using parity compensation in binary coded decimal and densely packed decimal conversions |
CN103677731A (en) * | 2013-12-12 | 2014-03-26 | 北京北方烽火科技有限公司 | Binary number two-way shifting method and device |
CN103746774A (en) * | 2014-01-03 | 2014-04-23 | 中国人民解放军国防科学技术大学 | Error resilient coding method for high-efficiency data reading |
CN103927572A (en) * | 2014-04-15 | 2014-07-16 | 立德高科(北京)数码科技有限责任公司 | Encoding graph block and method and device for forming lattice graph through encoding graph block |
CN103927575A (en) * | 2014-04-15 | 2014-07-16 | 立德高科(北京)数码科技有限责任公司 | Encoding pattern and method and device for forming lattice graph through encoding pattern |
-
2016
- 2016-11-22 CN CN201611048433.XA patent/CN106779732A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB1444288A (en) * | 1974-01-08 | 1976-07-28 | Ibm | Error correction |
US3938084A (en) * | 1974-12-24 | 1976-02-10 | Honeywell Information Systems, Inc. | Error detection apparatus for verifying binary coded constants |
CN101803270A (en) * | 2007-07-31 | 2010-08-11 | 雷蒙德·吉恩·克利福德·阿图斯 | Method and system for encryption of data |
US20100306632A1 (en) * | 2009-05-27 | 2010-12-02 | International Business Machines Corporation | Error detection using parity compensation in binary coded decimal and densely packed decimal conversions |
CN103677731A (en) * | 2013-12-12 | 2014-03-26 | 北京北方烽火科技有限公司 | Binary number two-way shifting method and device |
CN103746774A (en) * | 2014-01-03 | 2014-04-23 | 中国人民解放军国防科学技术大学 | Error resilient coding method for high-efficiency data reading |
CN103927572A (en) * | 2014-04-15 | 2014-07-16 | 立德高科(北京)数码科技有限责任公司 | Encoding graph block and method and device for forming lattice graph through encoding graph block |
CN103927575A (en) * | 2014-04-15 | 2014-07-16 | 立德高科(北京)数码科技有限责任公司 | Encoding pattern and method and device for forming lattice graph through encoding pattern |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110533137A (en) * | 2019-08-30 | 2019-12-03 | 汕头超声印制板(二厂)有限公司 | A kind of coding method of printed circuit board retroactive notation |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106779733A (en) | 10 decimal codeds are converted into can the binary-coded method of error detection | |
CN108090093A (en) | The method and apparatus for generating recommendation results | |
CN104794619B (en) | Anti-channel conflict digital information mapping code method for commodity packaging | |
CN106612172A (en) | Data change recovery algorithm capable of restoring data authenticity in cloud storage | |
CN101267277B (en) | Theft-prevention and pollution prevention network coding method | |
CN101547064B (en) | Interleaving and rate matching and de-interleaving and rate de-matching methods | |
CN103746774A (en) | Error resilient coding method for high-efficiency data reading | |
CN104809161B (en) | A kind of method and system that sparse matrix is compressed and is inquired | |
CN103414686A (en) | Image data security transmission system with support of transparent transcoding | |
CN105356892A (en) | Network coding method and system | |
CN106779732A (en) | 18 decimal codeds are converted into can the binary-coded method of error detection | |
CN107733655A (en) | A kind of APUF safety certifying methods based on Polynomial Reconstructing | |
CN104301089A (en) | Judgment method for carrying out affine equivalence on two Boolean functions of any variable | |
CN104320247B (en) | A kind of shared key guard method based on elliptic curve and fingerprint fuzzy vault | |
CN103490876B (en) | Build the data ciphering method of Hash function based on Hyperchaotic Lorenz system | |
CN107102681A (en) | The verification method of the computational methods of check code and bar code in a kind of bar code | |
Elkies et al. | Genus 1 fibrations on the supersingular K3 surface in characteristic 2 with Artin invariant 1 | |
CN107526903A (en) | Prescribed Properties permutation and combination encodes generating algorithm and MATLAB implementation methods | |
CN101194427A (en) | Method and apparatus for generating error-correcting and error-detecting codes using zero-divisors and units in group rings | |
CN109327276A (en) | Secure coding method, coding/decoding method and equipment | |
CN101630999A (en) | Fountain encoding and decoding method for forward error correction of binary erasure channel | |
CN107395347A (en) | Symmetric cryptosystem algebraic degree New Evaluation Method | |
CN102355349A (en) | Fault-tolerant based IDEA (International Data Encryption Algorithm) full-flowing-water hardware encryption method | |
CN107733441A (en) | Coding method and device, interpretation method and device | |
CN1633030A (en) | A rapid calculation method for cyclic redundant check |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170531 |
|
RJ01 | Rejection of invention patent application after publication |