CN106655848B - Control method of five-level converter - Google Patents
Control method of five-level converter Download PDFInfo
- Publication number
- CN106655848B CN106655848B CN201710069674.0A CN201710069674A CN106655848B CN 106655848 B CN106655848 B CN 106655848B CN 201710069674 A CN201710069674 A CN 201710069674A CN 106655848 B CN106655848 B CN 106655848B
- Authority
- CN
- China
- Prior art keywords
- gate
- frequency
- drain
- bridge arm
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
- H02M7/5387—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0048—Circuits or arrangements for reducing losses
- H02M1/0054—Transistor switching losses
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
- Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes
Abstract
The embodiment of the invention discloses a control method of a five-level converter, wherein the five-level converter adopts a five-level topology, and each bridge arm of the five-level converter comprises a power frequency tube and a high-frequency tube. By adopting the embodiment of the invention, the power supply conversion efficiency can be improved, and the leakage current of the direct current side negative electrode to the ground can be reduced.
Description
Technical Field
The application relates to the technical field of electronics, in particular to a control method of a five-level converter.
Background
In a single-phase system, a flying capacitor five-level topology can use a low-voltage MOSFET (150V grade), and the low-voltage MOS is allowed to work in a high-frequency state (>50kHz) and simultaneously ensures lower switching loss; the equivalent switching frequency of the system is doubled, so that the volume and the weight of the output inductor and the capacitor can be greatly reduced. The traditional five-level flying capacitor topology needs to introduce 3 flying capacitors, so that the selection of voltage synthesis is increased, the selection of switch states has higher flexibility, and the voltages of the capacitors can be kept balanced by selecting proper switch states at the same level. The traditional five-level topology of the flying capacitor adopts Sinusoidal Pulse Width Modulation (SPWM), all power tubes work in a high-frequency state, the switching loss is large, the power conversion efficiency is low, and meanwhile the leakage current of a negative electrode at a direct current side to the ground is high.
Disclosure of Invention
The technical problem to be solved by the embodiments of the present invention is to provide a method for controlling a five-level converter, which can improve power conversion efficiency and reduce leakage current of a dc side negative electrode to the ground.
In a first aspect, an embodiment of the present invention provides a control method for a five-level converter, where the five-level converter adopts a five-level topology, each bridge arm of the five-level converter includes a power frequency tube and a high frequency tube, and a controller adopts a DPWM control mode and injects a common mode voltage, where a ratio between a working frequency of the power frequency tube and a grid frequency is within a preset range, a ratio between the working frequency of the high frequency tube and the grid frequency is greater than a preset threshold, and the preset threshold is greater than a maximum value included in the preset range.
In the technical scheme, the controller adopts a DPWM control mode, the high-frequency tubes of all bridge arms can be ensured to keep the switching states unchanged in a target time period, the switching loss of the high-frequency tubes is reduced, and the power conversion efficiency is further improved. In addition, the controller can reduce the voltage to ground of the direct current side negative electrode by injecting common mode voltage, and further reduce the leakage current of the direct current side negative electrode to the ground.
Optionally, the controller may further adjust the modulation ratio to adjust the voltage to ground.
Alternatively, the common mode voltage may be a predetermined constant value, or the common mode voltage may be a function value of a predetermined piecewise function.
Optionally, the high-frequency tube keeps the switch state unchanged in the target time period.
In a second aspect, an embodiment of the present invention provides a control method for a five-level converter, where the five-level converter adopts a five-level topology, each bridge arm of the five-level converter includes a power frequency tube and a high frequency tube, a controller adopts a DPWM control mode, and injects a common mode voltage to enable a second bridge arm to output a zero level in a time period corresponding to a zero-crossing point of a power grid, and the second bridge arm switches between a mode 4 and a mode 8, where a ratio between a working frequency of the power frequency tube and a power grid frequency is within a preset range, a ratio between the working frequency of the high frequency tube and the power grid frequency is greater than a preset threshold, and the preset threshold is greater than a maximum value included in the preset range.
In the technical scheme, the controller adopts a DPWM control mode, the high-frequency tubes of all bridge arms can be ensured to keep the switching states unchanged in a target time period, the switching loss of the high-frequency tubes is reduced, and the power conversion efficiency is further improved. In addition, the controller enables the second bridge arm to output zero level in a time period corresponding to the zero-crossing point of the power grid by injecting common-mode voltage, and the second bridge arm is switched between the mode 4 and the mode 8, so that heat can be distributed on 8 power devices, and compared with the traditional method that the heat is distributed on 4 power devices, the heat dissipation of the power devices can be improved. In addition, the controller adopts a DPWM control mode, the voltage to ground of the direct current side negative electrode can be reduced, and further the leakage current of the direct current side negative electrode to the ground is reduced.
Optionally, the controller injects a common-mode voltage, which may specifically be: and the controller controls the power device of the second bridge arm to inject a preset signal in a time period corresponding to the zero-crossing point of the power grid, and the working frequency of the preset signal is a preset frequency.
Optionally, the controller injects a common-mode voltage, which may specifically be: and the controller controls the power frequency tube of the second bridge arm to inject a preset signal, the working frequency of the preset signal is a preset frequency, so that the power device of the second bridge arm acts, and the output level of the second bridge arm is kept at a zero level.
Optionally, the controller injects a common-mode voltage, which may specifically be: and the controller controls the power frequency tube of the second bridge arm to inject a preset signal, and the working frequency of the preset signal is a preset frequency so as to balance the conduction loss of the power device.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments or the background art of the present invention, the drawings required to be used in the embodiments or the background art of the present invention will be described below.
Fig. 1 is a schematic diagram of a five-level topology of a flying capacitor according to an embodiment of the present invention;
FIG. 2 is a schematic diagram of a conventional modulating wave using SPWM modulation;
FIG. 3 is a schematic diagram of a DPWM modulation scheme according to an embodiment of the present invention;
fig. 4 is a schematic diagram of a DPWM modulated wave according to another embodiment of the present invention.
Detailed Description
The embodiments of the present invention will be described below with reference to the drawings.
Referring to fig. 1, fig. 1 is a schematic diagram of a topological structure of five levels of a flying capacitor according to an embodiment of the present invention, where the five levels of the flying capacitor may include a bus voltage Udc, capacitors C1 to C6, power switching devices MOSA0H, MOSA1H, MOSA1L, MOSA0L, which are collectively referred to as an a-arm power frequency tube, power switching devices MOSA2H, MOSA3H, MOSA3L, MOSA2L, which are collectively referred to as an a-arm high frequency tube, power switching devices MOSB0H, MOSB1H, MOSB1L, MOSB0L, which are collectively referred to as a B-arm power frequency tube, power switching devices MOSB2H, MOSB3H, MOSB3L, and MOSB2L, which are collectively referred to as a B-arm high frequency tube, where:
one end of C1 is connected to the positive electrode of Udc, the drain of MOSA0H, the drain of MOSB0H, and one end of C5, respectively, and the other end of C1 is connected to one end of C2 and the capacitor midpoint MID, respectively.
The other end of C2 is connected to the negative pole of Udc, the source of MOSA0L, the source of MOSB0L, and one end of C6, respectively.
The gate of MOSA0H, the gate of MOSA1H, the gate of MOSA2H, the gate of MOSA3H, the gate of MOSA0L, the gate of MOSA1L, the gate of MOSA2L, the gate of MOSA3L, the gate of MOSB0H, the gate of MOSB1H, the gate of MOSB2H, the gate of MOSB3H, the gate of MOSB0L, the gate of MOSB1L, the gate of MOSB2L, and the gate of MOSB3L are used for inputting driving signals of corresponding power tubes.
The source of MOSA0H is connected to the drain of MOSA1H and the drain of MOSA2H, respectively.
The source of MOSA1H is connected to the drain of MOSA1L and to the capacitor midpoint MID.
The source of MOSA1L is connected to the drain of MOSA0L and the source of MOSA2L, respectively.
The source of MOSA2H is connected to the drain of MOSA3H and one end of C3, respectively.
The other end of C3 is connected to the source of MOSA3L and the drain of MOSA2L, respectively.
The source of MOSA3H is connected to the drain of MOSA3L and one end of inductor L1, respectively, the other end of L1 is connected to one end L of the grid, the other end N of the grid is connected to one end of inductor L2, and the other end of L2 is connected to the source of MOSB3H and the drain of MOSB3L, respectively.
The drain of the MOSB3H is connected to the source of MOSB2H and one end of C4, respectively.
The drain of MOSB2H is connected to the source of MOSB0H and the drain of MOSB1H, respectively.
The source of the MOSB1H is connected to the drain of the MOSB1L, the other end of C5, the other end of C6, and the capacitor midpoint MID, respectively.
The drain of MOSB0L is connected to the source of MOSB1L and the source of MOSB2L, respectively.
The drain of MOSB2L is connected to the source of MOSB3L and the other end of C4, respectively.
For example, the switching states of the single leg power tube can be as shown in table one:
watch 1
For single-phase inversion, there may be two output legs (e.g., a leg and B leg), which may be merged into the grid L, N line through a filter. When the power grid voltage is Ug, the midpoint of the bus capacitor is used as a reference point, the output voltage of the arm A is Ua, the output voltage of the arm B is Ub, and the Ua and the Ub are respectively decomposed into a differential mode component Udiff and a common mode component Ucom to obtain the voltage
Ua=Udiff+Ucom
Ub=-Udiff+Ucom
Neglecting line voltage drop in the grid connection process to obtain
Ua-Ub=Ug
Namely: (Udiff + Ucom) - (-Udiff + Ucom) ═ Ug
It is possible to obtain: udiff ═ Ug 0.5
When Ucom is 0, as shown in fig. 2, it is a conventional SPWM modulation method:
Ua=Ug*0.5
Ub=-Ug*0.5
illustratively, the first leg may be leg a of fig. 1, and the second leg may be leg B of fig. 1; the modulated wave of the a-bridge arm can be shown as Ua in fig. 2, the modulated wave of the B-bridge arm can be shown as Ub in fig. 2, the output voltage of the a-bridge arm can be shown as Uinva in fig. 2, the output voltage of the B-bridge arm can be shown as Uinvb in fig. 2, and the inverted output voltage is shown as Uinv in fig. 2, wherein the Uinva voltage is a voltage from a point to MID point in fig. 1, the Uinvb voltage is a voltage from B point to MID point in fig. 1, and the Uinv voltage is a voltage from a point to B point in fig. 1.
In fig. 1, MOSA0H, MOSA1H, MOSA1L and MOSA0L are power frequency tubes of an a bridge arm, and the working frequency of the power frequency tubes is 2 times of the voltage frequency of a power grid; MOSA2H, MOSA3H, MOSA3L and MOSA2L are high-frequency tubes of an A-arm, and the working frequency of the high-frequency tubes is more than 10 times of that of a power frequency tube; as can be seen from Uinva and Uinvb in fig. 2, the high-frequency tube is always in a high-frequency state, and the switching loss is large.
When Ucom! When the voltage is equal to 0, as shown in fig. 3, different optimization directions can be obtained by selecting different common-mode voltages Ucom for the DPWM modulation method according to the embodiment of the present invention, and the common-mode voltage injection method according to the embodiment of the present invention can be expressed as follows (when the formula is derived, the undiff modulation wave is per-unit to the half-bus):
Ug(θ)=sin(θ)*2
Udiff(θ)=Ug(θ)*0.5
Ua(θ)=Udiff(θ)+Ucom(θ)
Ub(θ)=-Udiff(θ)+Ucom(θ)
illustratively, the first leg may be leg a of fig. 1, and the second leg may be leg B of fig. 1; the modulated wave of the a-bridge arm can be shown as Ua in fig. 3, the modulated wave of the B-bridge arm can be shown as Ub in fig. 3, the output voltage of the a-bridge arm can be shown as Uinva in fig. 3, the output voltage of the B-bridge arm can be shown as Uinvb in fig. 3, and the inverted output voltage can be shown as Uinv in fig. 3, wherein the Uinva voltage can be a point-to-MID point voltage in fig. 1, the Uinvb voltage can be a point-to-MID point voltage in fig. 1, and the Uinv voltage can be a point-to-B voltage in fig. 1.
In fig. 1, MOSA0H, MOSA1H, MOSA1L, and MOSA0L are power frequency tubes of an a bridge arm, and a ratio between a working frequency of the power frequency tubes and a grid frequency is within a preset range, where the preset range may be a preset value interval, for example [1, 3], that is, the working power frequency of the power frequency tubes may be 1 to 3 times of the grid voltage frequency, and for example, the working power frequency of the power frequency tubes may be 2 times of the grid voltage frequency; MOSA2H, MOSA3H, MOSA3L, and MOSA2L are high-frequency tubes of an a-arm, and a ratio between an operating frequency of the high-frequency tubes and a grid frequency may be greater than a preset threshold, where the preset threshold may be a preset value, and the preset threshold may be greater than a maximum value included in a preset range, for example, the maximum value included in the preset range is 3, and the preset threshold may be 10, 12, and the like, and for example, the operating frequency of the high-frequency tubes may be greater than 10 times of the grid voltage frequency. As can be seen from Uinva and Uinvb in fig. 3, the high-frequency tube is not always in the high-frequency state, and the switching state of the power tube is kept unchanged in a part of time. It should be noted that, in the embodiment of the present invention, a time period during which the switching state of the power transistor remains unchanged depends on a magnitude of the common-mode voltage, and the controller may change the time during which the switching state of the power transistor remains unchanged by adjusting the magnitude of the common-mode voltage.
In addition, the photovoltaic system, especially the photovoltaic system with larger capacity, has large tiled area of the components, and the inverter can close the internal relay in the self-checking process after heavy dew in the early morning or in rainy days, so that the leakage protector can escape when the current of the components to the ground is larger than the action current of the leakage protector in the process, and the normal work is influenced. For a known photovoltaic system, the capacitance to ground is certain, and by reducing the voltage to ground, the earth leakage current can be effectively reduced, so that the problems are solved
The voltage to ground is equivalent to a BUS-to-N voltage, and the formula is as follows:
Upe=Ucom(θ)-Ug(θ)*0.5 0<Ucom(θ)<Ug(θ)*0.5
according to the above expression, the larger the common mode voltage injection is, the smaller the voltage to ground (absolute value) is, and the smaller the earth leakage current is.
Specifically, by setting the same modulation ratio, the FFT analysis result of the voltage to ground can be as shown in table two:
watch two
Modulation | Modulation ratio | 50Hz component (volt) | 150Hz component (volt) |
DPWM | 1 | 124 | 44 |
DPWM | 0.9 | 105 | 43 |
DPWM | 0.8 | 82 | 40 |
DPWM | 0.7 | 55 | 33 |
DPWM | 0.6 | 26 | 19 |
DPWM | 0.5 | 11 | 1 |
SPWM | 0.8 | 159 |
It can be seen from table two that, with the SPWM modulation scheme, the 50Hz component is 159v at a modulation ratio of 0.8. When the DPWM modulation method is adopted, the 50Hz component is 82v when the modulation ratio is 0.8. That is to say, when the DPWM is adopted, the 50Hz component of the voltage to ground of the direct current side negative electrode is reduced by half compared with the SPWM, and the earth leakage current can be greatly reduced.
In fig. 4, before the common-mode voltage is injected, the modulation wave Ub of the B-bridge arm remains 0 near the zero crossing point of the power grid, the corresponding Uinvb remains in the mode 8, and the output level is zero; MOSB0L, MOSB1H, MOSB2H, MOSB3H held on state, MOSB0H, MOSB1L, MOSB2L, MOSB3L held off state, conduction loss was all concentrated in the first 4 power devices, and heat distribution was not uniform. In the embodiment of the invention, during the zero level period, the B bridge arm is controlled to switch between the mode 4 and the mode 8 at the switching frequency of about 1kHz, and as shown in the table I, because the output levels of the mode 4 and the mode 8 are both zero levels, the B bridge arm works in the mode 4 and the mode 8 and does not influence the output levels, after the 1kHz signal is injected, the conduction loss of the B bridge arm is born by 8 power devices, and compared with the conduction loss born by 4 power devices before the common-mode voltage is injected, the embodiment of the invention can improve the heat dissipation of the power devices, is beneficial to reducing the temperature rise of the power devices and improves the reliability of the power devices.
Claims (5)
1. A control method of a five-level converter adopts a five-level topology, each bridge arm of the five-level converter comprises a power frequency tube and a high-frequency tube, and the method is characterized by comprising the following steps:
the controller adopts a Digital Pulse Width Modulation (DPWM) control mode and injects common-mode voltage to enable a second bridge arm to output zero level in a time period corresponding to a power grid zero-crossing point, and the second bridge arm is switched between a mode 4 and a mode 8, wherein the ratio between the working frequency of the power frequency tube and the power grid frequency is within a preset range, the ratio between the working frequency of the high-frequency tube and the power grid frequency is greater than a preset threshold value, and the preset threshold value is greater than the maximum value contained in the preset range;
when the second bridge arm is in a mode 8, the MOSB0L, the MOSB1H, the MOSB2H and the MOSB3H are kept in an on state, and the MOSB0H, the MOSB1L, the MOSB2L and the MOSB3L are kept in an off state;
when the second bridge arm is in a mode 4, the MOSB0L, the MOSB1H, the MOSB2H and the MOSB3H are kept in an off state, and the MOSB0H, the MOSB1L, the MOSB2L and the MOSB3L are kept in an on state;
wherein, MOSB0L, MOSB1H, MOSB2H, MOSB3H, MOSB0H, MOSB1L, MOSB2L and MOSB3L are switching tubes;
wherein, the gate of MOSA0H, the gate of MOSA1H, the gate of MOSA2H, the gate of MOSA3H, the gate of MOSA0L, the gate of MOSA1L, the gate of MOSA2L, the gate of MOSA3L, the gate of MOSB0H, the gate of MOSB1H, the gate of MOSB2H, the gate of MOSB3H, the gate of MOSB0L, the gate of MOSB1L, the gate of MOSB2L and the gate of MOSB3L are used for inputting the driving signal of the corresponding power tube;
the source of the MOSA0H is respectively connected with the drain of the MOSA1H and the drain of the MOSA 2H;
the source of the MOSA1H is connected with the drain of the MOSA 1L;
the source of the MOSA1L is respectively connected with the drain of the MOSA0L and the source of the MOSA 2L;
the source of the MOSA2H is connected with the drain of the MOSA 3H;
the source of the MOSA3L is connected with the drain of the MOSA 2L;
the source of MOSA3H is connected to the drain of MOSA3L,
the source of the MOSB3H is connected to the drain of the MOSB 3L;
the drain electrode of the MOSB3H is connected with the source electrode of the MOSB 2H;
the drain electrode of the MOSB2H is respectively connected with the source electrode of the MOSB0H and the drain electrode of the MOSB 1H;
the source of the MOSB1H and the drain of the MOSB 1L;
the drain electrode of the MOSB0L is respectively connected with the source electrode of the MOSB1L and the source electrode of the MOSB 2L;
the drain of the MOSB2L is connected with the source of the MOSB 3L;
wherein MOSA0H, MOSA1H, MOSA1L, MOSA2L, MOSA2H, MOSA3L, MOSA3H and MOSA0L are switching tubes.
2. The method of claim 1, wherein injecting the common mode voltage comprises:
and the controller controls the power device of the second bridge arm to inject a preset signal in a time period corresponding to the zero-crossing point of the power grid, and the working frequency of the preset signal is a preset frequency.
3. The method of claim 1, wherein injecting the common mode voltage comprises:
and the controller controls the power frequency tube of the second bridge arm to inject a preset signal, the working frequency of the preset signal is a preset frequency, so that a power device of the second bridge arm acts, and the output level of the second bridge arm is kept at zero level.
4. The method of claim 1, wherein injecting the common mode voltage comprises:
and the controller controls the power frequency tube of the second bridge arm to inject a preset signal, and the working frequency of the preset signal is a preset frequency so as to balance the conduction loss of the power device.
5. A controller, characterized in that the controller is used for executing the control method of the five-level converter according to any one of claims 1 to 4, the five-level converter adopts a five-level topology, and each bridge arm of the five-level converter comprises a power frequency tube and a high frequency tube.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710069674.0A CN106655848B (en) | 2017-02-08 | 2017-02-08 | Control method of five-level converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710069674.0A CN106655848B (en) | 2017-02-08 | 2017-02-08 | Control method of five-level converter |
Publications (2)
Publication Number | Publication Date |
---|---|
CN106655848A CN106655848A (en) | 2017-05-10 |
CN106655848B true CN106655848B (en) | 2021-06-01 |
Family
ID=58844516
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201710069674.0A Active CN106655848B (en) | 2017-02-08 | 2017-02-08 | Control method of five-level converter |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106655848B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109104098B (en) * | 2017-06-21 | 2020-02-21 | 华为技术有限公司 | Converter and driving method thereof |
CN108092534B (en) | 2017-12-26 | 2020-02-21 | 华为技术有限公司 | Control method and device of single-phase five-level converter |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101753044A (en) * | 2010-01-26 | 2010-06-23 | 北方工业大学 | Three-level midpoint potential balance control method based on zero-sequence voltage injection |
CN102843054A (en) * | 2012-09-06 | 2012-12-26 | 阳光电源股份有限公司 | Single-phase five-level inverter |
CN104065291A (en) * | 2014-05-23 | 2014-09-24 | 南京理工大学 | System and method for controlling neutral point voltage balance with low frequency oscillation suppression function |
CN104753375A (en) * | 2015-04-10 | 2015-07-01 | 上海兆能电力电子技术有限公司 | DPWM (digital pulse width modulation) control method for three-level inverters |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103269174B (en) * | 2012-12-10 | 2016-12-21 | 国网江西省电力公司南昌供电分公司 | A kind of single-phase photovoltaic grid-connected inverter of low common-mode voltage |
-
2017
- 2017-02-08 CN CN201710069674.0A patent/CN106655848B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101753044A (en) * | 2010-01-26 | 2010-06-23 | 北方工业大学 | Three-level midpoint potential balance control method based on zero-sequence voltage injection |
CN102843054A (en) * | 2012-09-06 | 2012-12-26 | 阳光电源股份有限公司 | Single-phase five-level inverter |
CN104065291A (en) * | 2014-05-23 | 2014-09-24 | 南京理工大学 | System and method for controlling neutral point voltage balance with low frequency oscillation suppression function |
CN104753375A (en) * | 2015-04-10 | 2015-07-01 | 上海兆能电力电子技术有限公司 | DPWM (digital pulse width modulation) control method for three-level inverters |
Also Published As
Publication number | Publication date |
---|---|
CN106655848A (en) | 2017-05-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2012254901B2 (en) | Inverter topology circuit, inversion method and inverter | |
CN102122899B (en) | Zero-current through compensation method and device for grid-connected inverter | |
CN108377094A (en) | A kind of dead zone adjustment control method being suitable for double active bridge soft starts | |
US10116237B2 (en) | Inverter device and controlling method thereof | |
CN106411171A (en) | Transformer-free type low-leakage-current photovoltaic grid-connected inverter circuit with active clamp and modulation method thereof | |
CN203617928U (en) | A single-phase photovoltaic grid connection inverter | |
CN203933384U (en) | A kind of high power factor correction control circuit and device | |
CN112134443B (en) | Soft switch implementation and self-adaptive control method based on critical conduction mode | |
CN104868746A (en) | Electromagnetic transmitter | |
CN103746591A (en) | H6 one-phase non-isolated photovoltaic grid-connected inverter and modulation method thereof | |
US20190044456A1 (en) | Three-level inverter switching | |
CN106655848B (en) | Control method of five-level converter | |
CN103916040A (en) | Inverter topological circuit, inverting method and inverter | |
CN104682712B (en) | SCC structures applied to current source type LCL high-frequency resonant converters | |
CN101697454A (en) | Grid drive circuit of insulated grid device | |
CN108322046A (en) | Buck-boost type power optimization device and its control method and control device | |
CN102594135B (en) | Boost PFC controller | |
CN104065286A (en) | Three-phase transformer-free photovoltaic inverter and control method | |
CN111509992B (en) | Alternating current power supply circuit, control method thereof and alternating current power supply | |
CN204906195U (en) | Electromagnetic emission machine | |
CN110138243B (en) | Three-phase rectification circuit suitable for unbalanced power grid and control method thereof | |
CN207426992U (en) | A kind of Sofe Switch isolated inverter of quick response | |
CN207124555U (en) | A kind of voltage-dropping type DC DC changer systems | |
CN113162391B (en) | Method for reducing power frequency spikes in totem-pole PFC circuit | |
Buticchi et al. | Compensation strategy of actual commutations for PV transformerless grid-connected converters |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20211105 Address after: 518043 No. 01, 39th floor, building a, antuoshan headquarters building, No. 33, antuoshan Sixth Road, Xiang'an community, Xiangmihu street, Futian District, Shenzhen, Guangdong Province Patentee after: Huawei Digital Energy Technology Co.,Ltd. Address before: 518129 Bantian HUAWEI headquarters office building, Longgang District, Guangdong, Shenzhen Patentee before: HUAWEI TECHNOLOGIES Co.,Ltd. |
|
TR01 | Transfer of patent right |