CN106610878A - Fault debugging method for dual-controller system - Google Patents
Fault debugging method for dual-controller system Download PDFInfo
- Publication number
- CN106610878A CN106610878A CN201611176450.1A CN201611176450A CN106610878A CN 106610878 A CN106610878 A CN 106610878A CN 201611176450 A CN201611176450 A CN 201611176450A CN 106610878 A CN106610878 A CN 106610878A
- Authority
- CN
- China
- Prior art keywords
- controller
- internal memory
- block device
- debug
- damon
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
- G06F11/2242—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors in multi-processor systems, e.g. one processor becoming the test master
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Debugging And Monitoring (AREA)
Abstract
The invention discloses a fault debugging method for a dual-controller system. The fault debugging method comprises the steps of separately allocating a memory region to each of the two controllers in the two-controller system to be used as memory block equipment of the corresponding controller when the two-controller system is started; allocating a section of memory address space to each controller to be used as memory mapping block equipment of the corresponding controller, specific to the memory region of the opposite end controller; establishing mapping between the section of the memory address space and the memory region of the opposite end controller through a non-transparent bridge (NTB); through a file system, formatting the memory mapping block equipment of the corresponding controller, and triggering a debug-damon process to run of the corresponding controller; and when the system fault occurs in any one controller A, enabling the opposite end controller B to trigger the debug-damon process of the controller A through the memory mapping block equipment of the controller B to execute a system debugging operation, and to feedback a corresponding execution result to the controller B. By adoption of the fault debugging method, fault debugging for the dual-controller system can be realized.
Description
Technical field
The present invention relates to Computer Applied Technology, the malfunction test method of more particularly to a kind of double-controller system.
Background technology
At present using the product of double-controller system, generally there is no VGA display interfaces in product design, cannot directly connect
Connect keyboard display.Some products consider that system can close related net background service (such as sshd) safely.This
Sample, when exception occurs in system, or Network Abnormal is unable to login system backstage, it is impossible to when Telnet is debugged, can lead to not
The problem of debugging positioning failure reason.In actual applications, although Network Abnormal, but under many circumstances, now internal system
Program is still in normal operation.
Not yet propose a kind of method that can be debugged to the failure of double-controller system at present.
The content of the invention
In view of this, present invention is primarily targeted at providing the side that a kind of failure of double-controller system is debugged
Method, it is possible to achieve the debugging to double-controller system failure.
In order to achieve the above object, technical scheme proposed by the present invention is：
A kind of malfunction test method of double-controller system, including：
A, when double-controller system starts, two in double-controller system controller each distributes one piece of region of memory
As the internal memory block device of this controller；Each described controller, for the region of memory of opposite terminal controller, distributes one section
Memory address space as this controller internal memory map block device, by non-transparent bridge NTB by this section of memory address space with
The region of memory of opposite terminal controller sets up mapping, by file system, formats the internal memory mapping block of this controller
Equipment, triggers the debug_damon finger daemons operation of this controller；
B, when the system malfunctions of arbitrary controller A, its opposite terminal controller B is described using controller B
Internal memory maps block device, triggers the debug_damon finger daemon execution system debugging operations of the controller A, and to described
Device B processed feeds back corresponding implementing result.
In sum, the method that the failure of double-controller system proposed by the present invention is debugged, it is possible to achieve to dual control
The debugging of the device system failure processed.
Description of the drawings
Fig. 1 is the method flow schematic diagram of the embodiment of the present invention；
Fig. 2 is that step 102 implements schematic diagram in Fig. 1.
Specific embodiment
It is right below in conjunction with the accompanying drawings and the specific embodiments to make the object, technical solutions and advantages of the present invention clearer
The present invention is described in further detail.
The present invention core concept be：Non-transparent bridge would generally be carried in view of the product using double-controller system
(Non-Transparent Bridge, NTB) function, the present invention will be rectified using NTB, in double-controller system by one
Normal controller debugging other end failed controller system, to realize the malfunction test of double-controller system.
For the ease of being clearly understood that to the present invention, before illustrating to the specific embodiment of the invention, first to non-
Bright bridge technology is simply described below：
The function and transparent bridge of non-transparent bridge is much like, and a bit, i.e., on the both sides of non-transparent bridge all its essential difference only has
There are smart machine or processor, and they possess independent address space.And, the main frame on non-transparent bridge one side cannot see that
The full address or input/output space of bridge another side.Each processor is considered as an end points the opposite side of non-transparent bridge
(endpoint), and it is mapped to the address space of oneself.
In non-transparent bridge environment, it is allowed to which the main frame on bridge both sides passes through scratch pad register, doorbell register and heartbeat message
To exchange some status informations.Heartbeat message can be transmitted by doorbell register.One end main frame can be by heartbeat message
Reception condition know that another end main frame breaks down.
Fig. 1 is the method flow schematic diagram of the embodiment of the present invention, as shown in figure 1, the dual controller system that the embodiment is realized
The malfunction test method of system, mainly includes：
Step 101, when double-controller system starts, two in double-controller system controller each distributes in one piece
Region is deposited as the internal memory block device of this controller；Each described controller, for the region of memory of opposite terminal controller, point
Block device is mapped with internal memory of one section of memory address space as this controller, by non-transparent bridge (NTB) by this section of internal memory ground
Mapping is set up in location space with the region of memory of opposite terminal controller, by file system, formats the described interior of this controller
Mapping block device is deposited, the debug_damon finger daemons operation of this controller is triggered.
In this step, after double-controller system starts, each controller will be respectively oneself one piece of region of memory of configuration and make
For the internal memory block device of this controller, then, each controller again one section of memory address space of each self-configuring this as it is right
The above-mentioned internal memory block device of side controller sets up the internal memory mapping block device of mapping, so, by the internal memory for loading this controller
Mapping block device, just may have access to the above-mentioned internal memory block device of opposite terminal controller.
In this step, need to be formatted the corresponding memory headroom of internal memory mapping block equipment by file system, with
Just hereafter in the memory headroom read-write operation of file is carried out.
Here, after the debug_damon finger daemons operation of each controller, capture opposite terminal controller will be mainly used in and is led to
The interruption that NTB sends is crossed, the order that opposite terminal controller requires to perform is performed, and implementing result, is stored in the position specified
Put, after having performed, send out and interrupt to opposite terminal controller, inform that opposite terminal controller starts to obtain implementing result data.
Step 102, when the system malfunctions of arbitrary controller A, its opposite terminal controller B utilize controller B
Internal memory mapping block device, trigger the debug_damon finger daemon execution system debugging operations of the controller A, and
Corresponding implementing result is fed back to the device B processed.
It is preferred that this step can adopt following methods as shown in Figure 2 to realize：
Step 1021, when the corresponding system malfunctions of arbitrary controller A, its opposite terminal controller B carry control
The internal memory mapping block device of device B.
In this step, when a controller A breaks down, its opposite terminal controller B is described interior with controller A by carry
There is the internal memory mapping block device of the controller B of mapping relations in counterfoil equipment, to preserve the debugging operations for needing to be performed
Order, so, the controller A for hereafter breaking down can obtain the debugging operations order by adding the internal memory block device of this control
And perform, such that it is able to realize the system debug to controller A.
The debugging that step 1022, the controller B perform the debug_damon finger daemons for needing the controller A
Operational order, in one cmd formatted file of write；After the completion of said write, unload the internal memory and map block device.
In this step, the debug_damon finger daemons of the controller A will will be needed by the controller B for normally running
The debugging operations order of execution, in being stored in cmd formatted files, the cmd formatted files will be stored in when the internal memory of front mount reflects
In penetrating block device.So, because the internal memory mapping block device of controller B has mapping with the internal memory block device of controller A
Relation, therefore, hereafter controller A can pass through the internal memory block device of carry controller A, read the cmd formatted files and perform
Debugging operations order therein.
Here, after the completion of said write, the internal memory mapping block device will be unloaded, will be set with the memory block for guaranteeing mapped
The reliability and uniformity of standby upper information.
Step 1023, the controller B are guarded by sending interrupt instruction, the debug_damon for notifying the controller A
Process performs the debugging operations order in the cmd formatted files.
Step 1024, the debug_damon finger daemons of the controller A are captured after the interrupt instruction, carry sheet
The internal memory block device of controller, performs the debugging operations order in wherein described cmd formatted files, and output is described to perform knot
Fruit is stored in the cmd_result files in the internal memory block device of this controller in cmd_result files.
The internal memory block device of step 1025, the debug_damon finger daemon unloading controller A of the controller A；
Notify that the controller B obtains the implementing result by interrupt instruction.
Step 1026, the debug_damon finger daemons of the controller B are captured after the interrupt instruction, carry control
The internal memory mapping block device of device B processed, and access implementing result described in the cmd_result file acquisitions.
By above-mentioned technical proposal as can be seen that the present invention can be in double-controller system product based on NTB technologies
During any controller system malfunctions, the controller system for breaking down is debugged by the normal controller in one end,
Such that it is able to realize the malfunction test of double-controller system.
In sum, presently preferred embodiments of the present invention is these are only, is not intended to limit protection scope of the present invention.
All any modification, equivalent substitution and improvements within the spirit and principles in the present invention, made etc., should be included in the present invention's
Within protection domain.
Claims (2)
1. a kind of malfunction test method of double-controller system, it is characterised in that include：
A, when double-controller system starts, two in double-controller system controller each distributes one piece of region of memory conduct
The internal memory block device of this controller；Each described controller, for the region of memory of opposite terminal controller, distributes one section of internal memory
Address space maps block device as the internal memory of this controller, by non-transparent bridge NTB by this section of memory address space and opposite end
The region of memory of controller sets up mapping, by file system, formats the internal memory mapping block device of this controller,
Trigger the debug_damon finger daemons operation of this controller；
B, when the system malfunctions of arbitrary controller A, its opposite terminal controller B using controller B the internal memory
Mapping block device, triggers the debug_damon finger daemon execution system debugging operations of the controller A, and to the device B processed
Feed back corresponding implementing result.
2. method according to claim 1, it is characterised in that step b includes：
When the corresponding system malfunctions of arbitrary controller A, the internal memory of its opposite terminal controller B carry controller B
Mapping block device；
The debugging operations order that the controller B performs the debug_damon finger daemons for needing the controller A, write
In one cmd formatted file；After the completion of said write, unload the internal memory and map block device；
The controller B notifies that the debug_damon finger daemons execution of the controller A is described by sending interrupt instruction
Debugging operations order in cmd formatted files；
The debug_damon finger daemons of the controller A are captured after the interrupt instruction, carry this controller it is described in
Counterfoil equipment, performs the debugging operations order in wherein described cmd formatted files, exports the implementing result to cmd_result
In file, the cmd_result files are stored in the internal memory block device of this controller；
The internal memory block device of the debug_damon finger daemon unloading controller A of the controller A；By interrupt instruction
Notify that the controller B obtains the implementing result；
The debug_damon finger daemons of the controller B are captured after the interrupt instruction, and carry controller B's is described interior
Mapping block device is deposited, and accesses implementing result described in the cmd_result file acquisitions.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611176450.1A CN106610878B (en) | 2016-12-19 | 2016-12-19 | Fault debugging method of double-controller system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611176450.1A CN106610878B (en) | 2016-12-19 | 2016-12-19 | Fault debugging method of double-controller system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106610878A true CN106610878A (en) | 2017-05-03 |
| CN106610878B CN106610878B (en) | 2020-02-07 |
Family
ID=58636076
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611176450.1A Active CN106610878B (en) | 2016-12-19 | 2016-12-19 | Fault debugging method of double-controller system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106610878B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107861417A (en) * | 2017-10-23 | 2018-03-30 | 天津市英贝特航天科技有限公司 | Rail transit output signal control system |
| CN112415907A (en) * | 2020-11-26 | 2021-02-26 | 珠海格力电器股份有限公司 | Building equipment remote debugging control method and device and computer equipment |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101251819A (en) * | 2007-12-11 | 2008-08-27 | 浙江大学 | Debug method suitable for multi-processor core system chip |
| CN101639811A (en) * | 2009-08-21 | 2010-02-03 | 成都市华为赛门铁克科技有限公司 | Data writing method, controller and multi-controller system |
| CN102117241A (en) * | 2009-12-30 | 2011-07-06 | 华为技术有限公司 | Multi-core system debugging method and multi-core system |
| CN103530241A (en) * | 2013-09-24 | 2014-01-22 | 创新科存储技术（深圳）有限公司 | User state double-control memory mirroring implement method |
-
2016
- 2016-12-19 CN CN201611176450.1A patent/CN106610878B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101251819A (en) * | 2007-12-11 | 2008-08-27 | 浙江大学 | Debug method suitable for multi-processor core system chip |
| CN101639811A (en) * | 2009-08-21 | 2010-02-03 | 成都市华为赛门铁克科技有限公司 | Data writing method, controller and multi-controller system |
| CN102117241A (en) * | 2009-12-30 | 2011-07-06 | 华为技术有限公司 | Multi-core system debugging method and multi-core system |
| CN103530241A (en) * | 2013-09-24 | 2014-01-22 | 创新科存储技术（深圳）有限公司 | User state double-control memory mirroring implement method |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107861417A (en) * | 2017-10-23 | 2018-03-30 | 天津市英贝特航天科技有限公司 | Rail transit output signal control system |
| CN112415907A (en) * | 2020-11-26 | 2021-02-26 | 珠海格力电器股份有限公司 | Building equipment remote debugging control method and device and computer equipment |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106610878B (en) | 2020-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP3352083B1 (en) | Debugging method, multi-core processor, and debugging equipment | |
| JP4886601B2 (en) | Apparatus and method for operating USB interface equipment | |
| CN106598790A (en) | Server hardware failure detection method, apparatus of server, and server | |
| CN104951395A (en) | Debugging information processing method and device for embedded system | |
| CN108280027A (en) | A kind of concurrently debugging rendering intent and device of script | |
| CN109977061A (en) | A kind of interruption processing method and interrupt processing device | |
| CN108762966A (en) | System exception hold-up interception method, device, computer equipment and storage medium | |
| CN104572385A (en) | System and method for detecting memory faults | |
| US20200201984A1 (en) | Communicating trace information between security zones | |
| CN110704228B (en) | Solid state disk exception handling method and system | |
| CN106610878A (en) | Fault debugging method for dual-controller system | |
| CN104239174A (en) | BMC (baseboard management controller) remote debugging system and method | |
| US8880957B2 (en) | Facilitating processing in a communications environment using stop signaling | |
| CN106030544B (en) | Method for detecting memory of computer equipment and computer equipment | |
| US10534688B2 (en) | Trace hub logic with automatic event triggering | |
| CN101751283A (en) | Virtual machine monitor, virtual machine system and client operation system state acquiring method | |
| CN114936135A (en) | Abnormity detection method and device and readable storage medium | |
| US10922023B2 (en) | Method for accessing code SRAM and electronic device | |
| JP5440673B1 (en) | Programmable logic device, information processing apparatus, suspected part indication method and program | |
| KR102556413B1 (en) | Method and apparatus for managing a virtual machine using semaphore | |
| JP5832408B2 (en) | Virtual computer system and control method thereof | |
| US12019579B2 (en) | Data transmission method, apparatus, and device, and storage medium | |
| TWI823556B (en) | Memory abnormality detection system, motherboard, electronic device and abnormality detection method | |
| CN112596941B (en) | Tool result judging method and device of industrial image processing software | |
| CN110716818B (en) | Exception handling method and device, hardware protection equipment and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |