CN106603227A - Software and hardware encryption method applied to grid connected inverter - Google Patents
Software and hardware encryption method applied to grid connected inverter Download PDFInfo
- Publication number
- CN106603227A CN106603227A CN201611136814.3A CN201611136814A CN106603227A CN 106603227 A CN106603227 A CN 106603227A CN 201611136814 A CN201611136814 A CN 201611136814A CN 106603227 A CN106603227 A CN 106603227A
- Authority
- CN
- China
- Prior art keywords
- chip
- pin
- software
- data key
- encryption method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/08—Key distribution or management, e.g. generation, sharing or updating, of cryptographic keys or passwords
- H04L9/0894—Escrow, recovery or storing of secret information, e.g. secret key escrow or cryptographic key storage
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/60—Digital content management, e.g. content distribution
- H04L2209/605—Copy protection
Abstract
The invention belongs to the electric power electronic field and particularly relates to a software and hardware encryption method applied to a grid connected inverter. The method employs a hardware and software joint method, so the encryption method is difficult for a pirate to discover, or mass-scale copy of an application can not be realized when the encryption method is known and even compiling software is cracked, and thereby rights of designers are effectively protected.
Description
Technical field
The invention belongs to field of power electronics, more particularly to a kind of software and hardware encryption method for combining inverter.
Background technology
Inverter as photovoltaic generation nucleus equipment, the technological value with height.But it is imitated, the case of counterfeit
Also it is more and more, seriously encroach on the intellectual property and scientific achievement of designer.
Large-scale photovoltaic plant needs to arrange multiple inverters, and inverter is accessed in electrical network, when wherein certain inversion
After device breaks down, need to change inverter, people may select low-cost inverter, so as to cause electrical network really
Each inverter model it is different, and the inverter that counterfeiter manufactures is different with the performance parameter of original combining inverter,
Affect the work of whole electrical network.
The content of the invention
For the deficiencies in the prior art, a kind of maneuver of hardware and software engagement is present invention employs so that bootlegger is difficult to send out
Existing encryption method, even if or be aware of method, or even cracked composing software, can not massive duplication application, effective protection
The rights and interests of designer.
The concrete scheme of the present invention is as follows：
Combining inverter software and hardware encryption method, including the first chip of inverter are applied to, and with unique light
The second chip of code is carved, the second described chip has the first pin.Second pin and the 3rd pin, described second pin
It is connected with a stitch of the first chip, the first pin ground connection, the 3rd pin connection power Vcc, and drawn with second by resistance
Foot connects,
The second described chip-stored has the data cell of 64, and the data cell includes 8 locative prepositions coding, 48 sequences
Row number and 8 be rearmounted coding；
It is characterized in that：Comprise the following steps：
A, the second chip read 48 bit sequence numbers in data cell, and conversion is stored in the second chip in the first data key
Memorizer in；
B, also include the second data key, the second data key is stored in the memorizer of the first chip after XOR process
In；
C, the first chip read the second chip memorizer in the first data key, and with the first chip memory in
Second data key is contrasted, and if any difference, then the first chip makes inverter quit work.
The second data key in described step B is converted into machine code through compiling.Machine code is stored in the first chip
Memorizer in.
In sum, the invention has the advantages that:
The present invention can be examined and determine accessing inverter so that the model of the inverter in whole power station is identical, it is to avoid no
The stability of the electric current of the access electrical network that the inverter of same model is caused is poor；The present invention is by encryption method to accessing the inverse of electrical network
The model for becoming device is judged, it is to avoid the inverter of different model accesses same electrical network.
Description of the drawings
Fig. 1 is the connection diagram of the first chip and the second chip in the present invention；
Specific embodiment
Below in conjunction with the accompanying drawings the present invention is described further.
As shown in figure 1, in figure 2 be the first chip, the first chip can be the single-chip microcomputer of various signals, signal processor
Deng conventional model has：The Atmega16 of Atmel companies is as an example.
1 is the second chip in figure, and the second chip in the present invention is the chip with 64 lasered ROM codes, the present invention
In use real time temperature measurement chip DS18820, be not here to be utilized to measurement temperature, but using the light of its own band
Code is carved, this code has uniqueness.
Combining inverter software and hardware encryption method, including the first chip 2 of inverter are applied to, and with unique light
The second chip 1 of code is carved, the second described chip has the first pin 13.The pin 11 of second pin 12 and the 3rd, it is described
Second pin 12 is connected with a stitch of the first chip 2, and the first pin 13 is grounded, the connection power Vcc of the 3rd pin 11, and leads to
Cross resistance 3 to be connected with second pin 12.
The second described chip-stored has the data cell of 64, and the data cell includes 8 locative prepositions coding, 48 sequences
Row number and 8 be rearmounted coding；
It is characterized in that：Comprise the following steps：
A, the second chip read 48 bit sequence numbers in data cell, and conversion is stored in the second chip in the first data key
Memorizer in；
B, also include the second data key, the second data key is stored in the memorizer of the first chip after XOR process
In；
C, the first chip read the second chip memorizer in the first data key, and with the first chip memory in
Second data key is contrasted, and if any difference, then the first chip makes inverter quit work.
The second data key in described step B is converted into machine code through compiling.Machine code is stored in the first chip
Memorizer in.
By this method, bootlegger can be prevented imitated to hardware or software decryption with excellent effect, even if he have purchased us producing
Product, copy to circuit board, but he does not know that what the second chip is, even if knowing, it is also not possible to obtain one and we
The second data key in the chip of product identical second.Even if decrypted our chips, or our softwares are stolen, due to
Software cannot produce corresponding relation with the second data key, will eventually fall into the trap of our settings.
In sum, the invention has the advantages that:
The present invention can be examined and determine accessing inverter so that the model of the inverter in whole power station is identical, it is to avoid no
The stability of the electric current of the access electrical network that the inverter of same model is caused is poor；The present invention is by encryption method to accessing the inverse of electrical network
The model for becoming device is judged, it is to avoid the inverter of different model accesses same electrical network.
Claims (2)
1. combining inverter software and hardware encryption method, including the first chip of inverter are applied to, and with unique photoetching
Second chip of code, the second described chip has the first pin.Second pin and the 3rd pin, described second pin with
One stitch of the first chip is connected, the first pin ground connection, the 3rd pin connection power Vcc, and by resistance and second pin
Connection,
The second described chip-stored has the data cell of 64, and the data cell includes 8 locative prepositions coding, 48 bit sequence numbers
And 8 be rearmounted coding；
It is characterized in that：Comprise the following steps：
A, the second chip read 48 bit sequence numbers in data cell, and conversion is stored in depositing for the second chip in the first data key
In reservoir；
B, also include the second data key, the second data key through XOR process after be stored in the memorizer of the first chip；
C, the first chip read the second chip memorizer in the first data key, and with the first chip memory in second
Data key is contrasted, and if any difference, then the first chip makes inverter quit work.
It is 2. according to claim 1 to be applied to combining inverter software and hardware encryption method, it is characterised in that：Described step
The second data key in B is converted into machine code through compiling.Machine code is stored in the memorizer of the first chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611136814.3A CN106603227A (en) | 2016-12-12 | 2016-12-12 | Software and hardware encryption method applied to grid connected inverter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201611136814.3A CN106603227A (en) | 2016-12-12 | 2016-12-12 | Software and hardware encryption method applied to grid connected inverter |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106603227A true CN106603227A (en) | 2017-04-26 |
Family
ID=58599054
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201611136814.3A Pending CN106603227A (en) | 2016-12-12 | 2016-12-12 | Software and hardware encryption method applied to grid connected inverter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106603227A (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1302378A (en) * | 1998-05-12 | 2001-07-04 | 卓胜镐 | Method for transmitting and storing value and valve store electric power meter using the same |
| CN201204436Y (en) * | 2008-06-06 | 2009-03-04 | 江苏津恒能源科技有限公司 | Electrical leakage detection protection device for solar photovoltaic parallel inverter |
| CN101425895A (en) * | 2007-10-29 | 2009-05-06 | 展讯通信（上海）有限公司 | Cipher generating device, ciphering and deciphering method for electronic equipment software |
| CN101968834A (en) * | 2009-07-28 | 2011-02-09 | 上海移为通信技术有限公司 | Encryption method and device for anti-copy plate of electronic product |
| CN202004442U (en) * | 2011-03-31 | 2011-10-05 | 上海美科新能源股份有限公司 | Voltage-sensitive resistor detection protection circuit of photovoltaic grid-connected inverter |
| US20150109022A1 (en) * | 2009-04-23 | 2015-04-23 | Ict Korea Co., Ltd. | Semiconductor chip and method for generating digital value using process variation |
-
2016
- 2016-12-12 CN CN201611136814.3A patent/CN106603227A/en active Pending
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1302378A (en) * | 1998-05-12 | 2001-07-04 | 卓胜镐 | Method for transmitting and storing value and valve store electric power meter using the same |
| CN101425895A (en) * | 2007-10-29 | 2009-05-06 | 展讯通信（上海）有限公司 | Cipher generating device, ciphering and deciphering method for electronic equipment software |
| CN201204436Y (en) * | 2008-06-06 | 2009-03-04 | 江苏津恒能源科技有限公司 | Electrical leakage detection protection device for solar photovoltaic parallel inverter |
| US20150109022A1 (en) * | 2009-04-23 | 2015-04-23 | Ict Korea Co., Ltd. | Semiconductor chip and method for generating digital value using process variation |
| CN101968834A (en) * | 2009-07-28 | 2011-02-09 | 上海移为通信技术有限公司 | Encryption method and device for anti-copy plate of electronic product |
| CN202004442U (en) * | 2011-03-31 | 2011-10-05 | 上海美科新能源股份有限公司 | Voltage-sensitive resistor detection protection circuit of photovoltaic grid-connected inverter |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10129037B2 (en) | System and method for authenticating and enabling functioning of a manufactured electronic device | |
| Hwang et al. | AES-Based Security Coprocessor IC in 0.18-$ muhbox m $ CMOS With Resistance to Differential Power Analysis Side-Channel Attacks | |
| CN107210004A (en) | Random number expanding unit, random number extended method and random number extender | |
| Xie et al. | Security and vulnerability implications of 3D ICs | |
| CN2869815Y (en) | Circuit for detecting chip temperature in safety chip | |
| KR20170094326A (en) | Reliability enhancement methods for physically unclonable function bitstring generation | |
| CN106817215B (en) | A kind of on piece supply network verification method for bypass attack | |
| CN106372539A (en) | Frequency-variable ring oscillator PUF (Physical Unclonable Function) circuit | |
| CN112073431B (en) | Security defense method and system for industrial control system network | |
| CN114239082A (en) | Anti-attack Internet of things security chip, method and device integrating national cryptographic algorithm | |
| Shiozaki et al. | Simple electromagnetic analysis attacks based on geometric leak on an ASIC implementation of ring-oscillator PUF | |
| Zhu et al. | Counteracting leakage power analysis attack using random ring oscillators | |
| CN101964033B (en) | Method for generating machine identification code of flat panel detector and extended application method | |
| CN106603227A (en) | Software and hardware encryption method applied to grid connected inverter | |
| Shan et al. | A side-channel analysis resistant reconfigurable cryptographic coprocessor supporting multiple block cipher algorithms | |
| Kokila et al. | Enhanced authentication using hybrid PUF with FSM for protecting IPs of SoC FPGAs | |
| Huang et al. | A novel identity authentication for FPGA based IP designs | |
| Gao et al. | A novel approximate computing based security primitive for the Internet of Things | |
| CN105303127B (en) | Physics unclonable function circuit structure and its application based on tristate inverter | |
| Rajendran | An overview of hardware intellectual property protection | |
| Gu et al. | Safety framework based on blockchain for intelligent manufacturing cyber physical system | |
| CN103297240B (en) | Towards secure password input system and the implementation method of intelligent terminal | |
| Bai et al. | PUF‐based encryption method for IC cards on‐chip memories | |
| EP3865997B1 (en) | System and method for generating and authenticating a physically unclonable function | |
| Kokila et al. | Light weight two-factor authentication using hybrid PUF and FSM for SOC FPGA |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170426 |
|
| RJ01 | Rejection of invention patent application after publication |