CN106575263A - 经压缩数据区段的高速缓存行压实 - Google Patents

经压缩数据区段的高速缓存行压实 Download PDF

Info

Publication number
CN106575263A
CN106575263A CN201580041874.4A CN201580041874A CN106575263A CN 106575263 A CN106575263 A CN 106575263A CN 201580041874 A CN201580041874 A CN 201580041874A CN 106575263 A CN106575263 A CN 106575263A
Authority
CN
China
Prior art keywords
data
offset
computing device
address
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201580041874.4A
Other languages
English (en)
Chinese (zh)
Inventor
A·E·特纳
G·帕奇拉腊斯
B·雷赫利克
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN106575263A publication Critical patent/CN106575263A/zh
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877Cache access modes
    • G06F12/0886Variable-length word access
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/08Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/10Providing a specific technical effect
    • G06F2212/1016Performance improvement
    • G06F2212/1021Hit rate improvement
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/40Specific encoding of data in memory or cache
    • G06F2212/401Compressed data
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/45Caching of specific data in cache memory
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/60Details of cache memory
    • G06F2212/608Details relating to cache mapping

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
CN201580041874.4A 2014-08-05 2015-07-09 经压缩数据区段的高速缓存行压实 Pending CN106575263A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/451,639 US9361228B2 (en) 2014-08-05 2014-08-05 Cache line compaction of compressed data segments
US14/451,639 2014-08-05
PCT/US2015/039736 WO2016022247A1 (en) 2014-08-05 2015-07-09 Cache line compaction of compressed data segments

Publications (1)

Publication Number Publication Date
CN106575263A true CN106575263A (zh) 2017-04-19

Family

ID=53758529

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201580041874.4A Pending CN106575263A (zh) 2014-08-05 2015-07-09 经压缩数据区段的高速缓存行压实

Country Status (5)

Country Link
US (2) US9361228B2 (cg-RX-API-DMAC7.html)
EP (1) EP3178005B1 (cg-RX-API-DMAC7.html)
JP (1) JP6370988B2 (cg-RX-API-DMAC7.html)
CN (1) CN106575263A (cg-RX-API-DMAC7.html)
WO (1) WO2016022247A1 (cg-RX-API-DMAC7.html)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111367831A (zh) * 2020-03-26 2020-07-03 超验信息科技(长沙)有限公司 翻译页表的深度预取方法、部件、微处理器及计算机设备
CN112699063A (zh) * 2021-03-25 2021-04-23 轸谷科技(南京)有限公司 用于解决通用ai处理器存储带宽效率的动态缓存方法
CN114422499A (zh) * 2021-12-27 2022-04-29 北京奇艺世纪科技有限公司 一种文件下载方法、系统及装置

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9361228B2 (en) 2014-08-05 2016-06-07 Qualcomm Incorporated Cache line compaction of compressed data segments
JP2016091242A (ja) * 2014-10-31 2016-05-23 富士通株式会社 キャッシュメモリ、キャッシュメモリへのアクセス方法及び制御プログラム
US10025956B2 (en) * 2015-12-18 2018-07-17 Intel Corporation Techniques to compress cryptographic metadata for memory encryption
US9916245B2 (en) * 2016-05-23 2018-03-13 International Business Machines Corporation Accessing partial cachelines in a data cache
US10031834B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10031833B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10042737B2 (en) 2016-08-31 2018-08-07 Microsoft Technology Licensing, Llc Program tracing for time travel debugging and analysis
US10310977B2 (en) 2016-10-20 2019-06-04 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using a processor cache
US10489273B2 (en) 2016-10-20 2019-11-26 Microsoft Technology Licensing, Llc Reuse of a related thread's cache while recording a trace file of code execution
US10310963B2 (en) 2016-10-20 2019-06-04 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using index bits in a processor cache
US10324851B2 (en) 2016-10-20 2019-06-18 Microsoft Technology Licensing, Llc Facilitating recording a trace file of code execution using way-locking in a set-associative processor cache
US10540250B2 (en) 2016-11-11 2020-01-21 Microsoft Technology Licensing, Llc Reducing storage requirements for storing memory addresses and values
US10318332B2 (en) 2017-04-01 2019-06-11 Microsoft Technology Licensing, Llc Virtual machine execution tracing
US10296442B2 (en) 2017-06-29 2019-05-21 Microsoft Technology Licensing, Llc Distributed time-travel trace recording and replay
US10459824B2 (en) 2017-09-18 2019-10-29 Microsoft Technology Licensing, Llc Cache-based trace recording using cache coherence protocol data
US10558572B2 (en) 2018-01-16 2020-02-11 Microsoft Technology Licensing, Llc Decoupling trace data streams using cache coherence protocol data
US11907091B2 (en) 2018-02-16 2024-02-20 Microsoft Technology Licensing, Llc Trace recording by logging influxes to an upper-layer shared cache, plus cache coherence protocol transitions among lower-layer caches
US10496537B2 (en) 2018-02-23 2019-12-03 Microsoft Technology Licensing, Llc Trace recording by logging influxes to a lower-layer cache based on entries in an upper-layer cache
US10642737B2 (en) 2018-02-23 2020-05-05 Microsoft Technology Licensing, Llc Logging cache influxes by request to a higher-level cache
KR20200006379A (ko) * 2018-07-10 2020-01-20 에스케이하이닉스 주식회사 컨트롤러 및 그것의 동작방법
US10942808B2 (en) * 2018-12-17 2021-03-09 International Business Machines Corporation Adaptive data and parity placement using compression ratios of storage devices
US10997085B2 (en) * 2019-06-03 2021-05-04 International Business Machines Corporation Compression for flash translation layer
US11601136B2 (en) 2021-06-30 2023-03-07 Bank Of America Corporation System for electronic data compression by automated time-dependent compression algorithm
US11567872B1 (en) * 2021-07-08 2023-01-31 Advanced Micro Devices, Inc. Compression aware prefetch
US11573899B1 (en) * 2021-10-21 2023-02-07 International Business Machines Corporation Transparent interleaving of compressed cache lines
US12014047B2 (en) * 2022-08-24 2024-06-18 Red Hat, Inc. Stream based compressibility with auto-feedback

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030131184A1 (en) * 2002-01-10 2003-07-10 Wayne Kever Apparatus and methods for cache line compression
US20040073747A1 (en) * 2002-10-10 2004-04-15 Synology, Inc. Method, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID data
US20060184734A1 (en) * 2005-02-11 2006-08-17 International Business Machines Corporation Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
CN102141905A (zh) * 2010-01-29 2011-08-03 上海芯豪微电子有限公司 一种处理器体系结构
CN102541747A (zh) * 2010-10-25 2012-07-04 马维尔国际贸易有限公司 存储器系统中的数据压缩和编码

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07129470A (ja) * 1993-11-09 1995-05-19 Hitachi Ltd ディスク制御方法
JP3426385B2 (ja) * 1995-03-09 2003-07-14 富士通株式会社 ディスク制御装置
US6658552B1 (en) * 1998-10-23 2003-12-02 Micron Technology, Inc. Processing system with separate general purpose execution unit and data string manipulation unit
US7143238B2 (en) 2003-09-30 2006-11-28 Intel Corporation Mechanism to compress data in a cache
US7162584B2 (en) 2003-12-29 2007-01-09 Intel Corporation Mechanism to include hints within compressed data
US7162583B2 (en) 2003-12-29 2007-01-09 Intel Corporation Mechanism to store reordered data with compression
US7257693B2 (en) 2004-01-15 2007-08-14 Intel Corporation Multi-processor computing system that employs compressed cache lines' worth of information and processor capable of use in said system
US8341380B2 (en) 2009-09-22 2012-12-25 Nvidia Corporation Efficient memory translator with variable size cache line coverage
US9361228B2 (en) 2014-08-05 2016-06-07 Qualcomm Incorporated Cache line compaction of compressed data segments

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20030131184A1 (en) * 2002-01-10 2003-07-10 Wayne Kever Apparatus and methods for cache line compression
US20040073747A1 (en) * 2002-10-10 2004-04-15 Synology, Inc. Method, system and apparatus for scanning newly added disk drives and automatically updating RAID configuration and rebuilding RAID data
US20060184734A1 (en) * 2005-02-11 2006-08-17 International Business Machines Corporation Method and apparatus for efficiently accessing both aligned and unaligned data from a memory
CN102141905A (zh) * 2010-01-29 2011-08-03 上海芯豪微电子有限公司 一种处理器体系结构
CN102541747A (zh) * 2010-10-25 2012-07-04 马维尔国际贸易有限公司 存储器系统中的数据压缩和编码

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
ALAMELDEEN A R ET AL: "Adaptive cache compression for high-performance processors", 《COMPUTER ARCHITECTURE, 2004. PROCEEDINGS. 31ST ANNUAL INTERNATIONAL SY MPOSIUM ON MUNCHEN》 *

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111367831A (zh) * 2020-03-26 2020-07-03 超验信息科技(长沙)有限公司 翻译页表的深度预取方法、部件、微处理器及计算机设备
CN111367831B (zh) * 2020-03-26 2022-11-11 超睿科技(长沙)有限公司 翻译页表的深度预取方法、部件、微处理器及计算机设备
CN112699063A (zh) * 2021-03-25 2021-04-23 轸谷科技(南京)有限公司 用于解决通用ai处理器存储带宽效率的动态缓存方法
CN112699063B (zh) * 2021-03-25 2021-06-22 轸谷科技(南京)有限公司 用于解决通用ai处理器存储带宽效率的动态缓存方法
CN114422499A (zh) * 2021-12-27 2022-04-29 北京奇艺世纪科技有限公司 一种文件下载方法、系统及装置
CN114422499B (zh) * 2021-12-27 2023-12-05 北京奇艺世纪科技有限公司 一种文件下载方法、系统及装置

Also Published As

Publication number Publication date
JP2017529591A (ja) 2017-10-05
EP3178005B1 (en) 2018-01-10
US20160203084A1 (en) 2016-07-14
US9361228B2 (en) 2016-06-07
WO2016022247A1 (en) 2016-02-11
US20160041905A1 (en) 2016-02-11
US10261910B2 (en) 2019-04-16
EP3178005A1 (en) 2017-06-14
JP6370988B2 (ja) 2018-08-08

Similar Documents

Publication Publication Date Title
CN106575263A (zh) 经压缩数据区段的高速缓存行压实
US11294675B2 (en) Writing prefetched data into intra-core caches of cores identified by prefetching instructions
US20190073132A1 (en) Method and system for active persistent storage via a memory bus
KR102780546B1 (ko) 프로세서―기반 시스템의 메모리 내의 압축된 메모리 라인들의 우선순위―기반 액세스
CN108345545B (zh) 在逻辑地址与物理地址之间执行散列式转译的存储装置
US20200225882A1 (en) System and method for compaction-less key-value store for improving storage capacity, write amplification, and i/o performance
CN111079917A (zh) 张量数据分块存取的方法及装置
CN105393228B (zh) 读写闪存中数据的方法、装置及用户设备
JP2014132750A (ja) データ圧縮方法と、該方法を行う装置
CN111309267B (zh) 存储空间的分配方法、装置、存储设备及存储介质
US20190146926A1 (en) Storage device and operating method of storage device
CN111723113A (zh) 业务数据的分布式缓存方法、装置、终端设备及存储介质
CN107077423A (zh) 用于请求分页的高效解压缩局部性系统
JP2017532657A (ja) 圧縮アルゴリズムのためのキャッシュバンク分散
CN111880744A (zh) 一种数据迁移方法、装置、电子设备和介质
CN115756312A (zh) 数据访问系统、数据访问方法和存储介质
CN109976679A (zh) 一种分布式集群卷预读方法、系统、设备及计算机介质
US20140258247A1 (en) Electronic apparatus for data access and data access method therefor
CN115061635A (zh) 固态硬盘闪存块读取次数压缩的方法、装置、计算机设备及存储介质
US9864539B1 (en) Efficient provisioning of virtual devices based on a policy
US9600420B2 (en) Reducing decompression time without impacting compression ratio
CN113253947B (zh) 一种重删方法、装置、设备及可读存储介质
US7103705B2 (en) Computing system, and method for enabling a digital signal processor to access parameter tables through a central processing unit
CN110059099A (zh) 用于在数据库中执行迭代器操作的设备
WO2014198161A1 (zh) 直接表的存储方法和装置

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WD01 Invention patent application deemed withdrawn after publication

Application publication date: 20170419

WD01 Invention patent application deemed withdrawn after publication