CN1065391C - Subimage synthesis device and method for video decoder of high-resolution TV set - Google Patents
Subimage synthesis device and method for video decoder of high-resolution TV set Download PDFInfo
- Publication number
- CN1065391C CN1065391C CN98102821A CN98102821A CN1065391C CN 1065391 C CN1065391 C CN 1065391C CN 98102821 A CN98102821 A CN 98102821A CN 98102821 A CN98102821 A CN 98102821A CN 1065391 C CN1065391 C CN 1065391C
- Authority
- CN
- China
- Prior art keywords
- fifo
- image subsection
- hdtv
- video
- video decoder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Television Systems (AREA)
- Compression Or Coding Systems Of Tv Signals (AREA)
- Color Television Systems (AREA)
Abstract
The present invention relates to a subimage synthesizing device and a method thereof of a video decoder of a high-definition television. The video decoder of the high-definition television comprises a code flow dividing unit (2) and a plurality of sub-decoders (3-1 to 3-n), wherein the code flow dividing unit (2) is used to divide an HDTV code flow, and the sub-decoders are used to decode each divided subimage code flow. The present invention is characterized in that the subimage synthesizing device comprises a plurality of FIFOs whose quantity corresponds to that of the sub-decoders (3-1 to 3-n), and a programmable logic device (45); each path of video data is divided into four parts, namely an odd-column brightness signal Y1, an even-column brightness signal Y2 and color difference signals C'b and C'r, and the four parts are respectively stored in one sheet of the FIFOs; in the first stage of flow convergence, Y1, Y2, C'b and C'r of each subimage are orderly read out according to a scanning sequence of video-frequency display; in the second stage, Y1 and Y2 are combined into a whole by the programmable logic device (45) with small time delay for sequential output.
Description
The present invention relates to the video decode technology, relate to the image subsection synthesizer and the method thereof that are used for hdtv video decoder particularly.
Current, general digital high-definition television coding techniques is the MPEG-2 technology.It is by the ISO/IEC13818 file description.Because the amount of calculation of high definition television video encoder is very huge, need just can reach the real-time requirement by parallel processing.
Huge amount of calculation and computational speed in view of MPEG-2 HDTV video encoder.Current employing is divided into the plurality of sub image with the HDTV picture, and each image subsection is encoded with a video encoder, realizes the architecture of HDTV video coding in real time by a plurality of sub-encoders collaborative works.Equally, again code stream is partitioned into a plurality of image subsections, respectively image subsection is decoded in decoding end.At last, for the high resolution displayed television image, just the image subsection digital video signal of these low resolutions must be synthesized high-definition TV signal.
Therefore, the image subsection synthesizer and the method thereof that the purpose of this invention is to provide a kind of hdtv video decoder.
According to the image subsection synthesizer of a kind of hdtv video decoder of the present invention, wherein said hdtv video decoder comprises: code stream cutting unit (2) is used for the HDTV code stream is cut apart; A plurality of sub-decoders (3-1 to 3-n) so that each image subsection code stream of being cut apart is decoded, is characterized in that:
Said image subsection synthesizer comprise its quantity a plurality of FIFOs corresponding with above-mentioned a plurality of sub-decoders (3-1 to 3-n) (41-1,42-1,43-1,44-1 ..., 41-n, 42-n, 43-n, 44-n), and programmable logic device (45); Above-mentioned data video signal through decoding synthesizes one road high definition television video data by said image subsection synthesizer, is transformed into the analog high-definition tv vision signal through D/A converter (5) again, shows to deliver to display unit.
According to the image subsection synthesizer of above-mentioned a kind of hdtv video decoder, said vision signal by a plurality of image subsection decoders (3-1 to 3-n) decoding is the SDTV video data that meets the CCIR601 form; Every road video data is broken down into 4 parts: odd column brightness signal Y 1, even column brightness signal Y 2, color difference signal C ' b and C ' r, store with 1 FIFO respectively, they are respectively Y1 FIFO (42-1), Y2 FIFO (44-1), C ' b FIFO (41-1), C ' r FIFO (43-1); In the phase I at interflow, the Y1 of each image subsection, Y2, C ' b and C ' r read successively by the scanning sequency that video shows, this mainly by programmable logic device control FIFO read enable to realize; Second stage is united two into one Y1 and Y2 by the little programmable logic device 45 of time-delay again, order output.
According to the image subsection synthetic method of a kind of hdtv video decoder of the present invention, wherein said hdtv video decoder comprises: code stream cutting unit (2) is used for by scanning sequency the HDTV code stream being cut apart; A plurality of sub-decoders (3-1 to 3-n) so that each image subsection code stream of being cut apart is decoded, is characterized in that:
Said image subsection synthetic method comprises:
Step 1 is broken down into 4 parts with every road video data: odd column brightness signal Y 1, even column brightness signal Y 2, color difference signal C ' b and C ' r;
Step 2,4 parts of being decomposed of storing above-mentioned every road video data respectively with 1 FIFO;
The content that step 3, the scanning sequency that shows by video are read above-mentioned FIFO successively and stored;
Step 4 is united two into one Y1 and Y2 by the little programmable logic device of time-delay again, order output.
Below in conjunction with accompanying drawing most preferred embodiment of the present invention is described.
Fig. 1 is the block diagram of high definition television video decode system;
Fig. 2 is the block diagram according to the image subsection synthesizer of hdtv video decoder of the present invention;
In Fig. 1, what enter Video Decoder is the high definition TV data code flow, and it meets Moving Picture Experts Group-2.At first 1 pair of this HDTV code stream of demultiplexer carries out demultiplexing, and demultiplexer 1 output three road code streams are promptly to the Video Decoder outputting video streams, to audio decoder end output audio stream, to auxiliary data mouth output auxiliary data flow.Because video flowing is the high definition level, so utilizing 2 pairs of code streams of code stream cutting unit before entering Video Decoder earlier cuts apart, to reduce decoding required amount of calculation and speed, send into each sub-decoder 3-1 to 3-n then respectively, so that each image subsection code stream of being cut apart is decoded, data video signal through decoding synthesizes No. one high definition TV level video data by code stream synthesis unit 4, be transformed into the analog high-definition tv vision signal through D/A converter 5 again, show to deliver to the display unit (not shown).System controller 6 is respectively to demultiplexer 1, code stream cutting unit 2, and each sub-decoder 3-1 to 3-n, code stream synthesis unit 4 and D/A converter 5 are controlled.
The present invention will provide a kind of code stream synthesis unit 4 that can be used in the above-mentioned hdtv video decoder.
Referring to Fig. 2, it has shown the image subsection synthesizer of hdtv video decoder of the present invention.Vision signal by a plurality of image subsection decoder 3-1 to 3-n decodings is the SDTV video data that meets the CCIR601 form.For the multipath digital video signal is synthesized one the tunnel, at first each road signal is deposited among the FIFO.Has the characteristic of first in first out for FIFO, so just can read by DISPLAY ORDER as long as write video data by DISPLAY ORDER.In order to reduce requirement to the FIFO capacity, every road video data is broken down into 4 parts: odd column brightness signal Y 1, even column brightness signal Y 2, color difference signal C ' b and C ' r, store with 1 FIFO respectively, they are respectively Y1 FIFO 42-1, Y2 FIFO 44-1, C ' b FIFO 41-1, C ' r FIFO 43-1.In the phase I at interflow, the Y1 of each image subsection, Y2, C ' b and C ' r read successively by the scanning sequency that video shows, this mainly by programmable logic device control FIFO read enable to realize.Second stage unites two into one Y1 and Y2 again, order output.This stage can only be finished by the little programmable logic device 45 of time-delay (such as 7128 chips that adopt altera corp) because speed is higher.In addition, also must be by the row of sub-decoder, field synchronization and blanking signal recover the row of HDTV, field synchronization and blanking signal, row and linage-counter by HDTV, can produce required capable field synchronization and blanking signal, use for D/A converter and display unit, this also is that programmable logic device is realized.
For example, realize that with above-mentioned hardware a resolution is 1440 * 1152 * 25 hdtv video decoder.Such as the HDTV code stream being divided into 4 image subsections, each image subsection size is 720 * 576.Each image subsection is decoded the SDTV video data of output CCIR601 form with special chip.This video data is Y, C ' b, and C ' r Teng liver ring matter is equipped with from the abundant sedan-chair A ' b1 of rose mould, Y1, C ' r1, Y2, C ' b2, Y3, C ' r2, Y4 ...The latch clock of output is 27MHz, uses the EPLD of altera corp to add that jumbo dynamic FIFO finishes among Fig. 2.The video data that enters the unit, interflow is earlier through FIFO, and Mean Speed is 6.75Mb/s, with Y, and C ' b, C ' r branch is opened.From FIFO, extract Y then, C ' b, C ' r, earlier with two SDTV data of HDTV level image level be in the same place, four SDTV data with HDTV level image lump together then, Y at last, C ' b, C ' r exports respectively.
Image behind the interflow is not owing to all there is the pixel increase and decrease in the horizontal and vertical directions, and each image subsection is pressed the pixel alignment, does not see partitioned organization, similarly is not handle through piecemeal.And the synchronizing signal strict synchronism of the synchronizing signal of HDTV and sub-decoder, image stability.
Claims (3)
1, a kind of image subsection synthesizer of hdtv video decoder, wherein said hdtv video decoder comprises: code stream cutting unit (2) is used for the HDTV code stream is cut apart; A plurality of sub-decoders (3-1 to 3-n) so that each image subsection code stream of being cut apart is decoded, is characterized in that:
Said image subsection synthesizer comprise its quantity a plurality of FIFOs corresponding with above-mentioned a plurality of sub-decoders (3-1 to 3-n) (41-1,42-1,43-1,44-1 ..., 41-n, 42-n, 43-n, 44-n), and programmable logic device (45); Above-mentioned data video signal through decoding synthesizes one road high definition television video data by said image subsection synthesizer, is transformed into the analog high-definition tv vision signal through D/A converter (5) again, shows to deliver to the display unit (not shown).
2, according to the image subsection synthesizer of a kind of hdtv video decoder of claim 1, said vision signal by a plurality of image subsection decoders (3-1 to 3-n) decoding is the SDTV video data that meets the CCIR601 form; Every road video data is broken down into 4 parts: odd column brightness signal Y 1, even column brightness signal Y 2, color difference signal C ' b and C ' r, store with 1 FIFO respectively, they are respectively Y1 FIFO (42-1), Y2 FIFO (44-1), C ' b FIFO (41-1), C ' r FIFO (43-1); In the phase I at interflow, the Y1 of each image subsection, Y2, C ' and C ' r read successively by the scanning sequency that video shows, this mainly by programmable logic device control FIFO read enable to realize; Second stage is united two into one Y1 and Y2 by the little programmable logic device 45 of time-delay again, order output.
3, a kind of image subsection synthetic method of hdtv video decoder, wherein the hdtv video decoder of institute's condition comprises: code stream cutting unit (2) is used for by scanning sequency the HDTV code stream being cut apart; A plurality of sub-decoders (3-1 to 3-n) so that each image subsection code stream of being cut apart is decoded, is characterized in that:
Said image subsection synthetic method comprises:
Step 1 is broken down into 4 parts with every road video data: odd column brightness signal Y 1, even column brightness signal Y 2, color difference signal C ' b and C ' r;
Step 2,4 parts of being decomposed of storing above-mentioned every road video data respectively with 1 FIFO;
The content that step 3, the scanning sequency that shows by video are read above-mentioned FIFO successively and stored;
Step 4 is united two into one Y1 and Y2 by the little programmable logic device of time-delay again, order output.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN98102821A CN1065391C (en) | 1998-07-08 | 1998-07-08 | Subimage synthesis device and method for video decoder of high-resolution TV set |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN98102821A CN1065391C (en) | 1998-07-08 | 1998-07-08 | Subimage synthesis device and method for video decoder of high-resolution TV set |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1206286A CN1206286A (en) | 1999-01-27 |
CN1065391C true CN1065391C (en) | 2001-05-02 |
Family
ID=5217590
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN98102821A Expired - Fee Related CN1065391C (en) | 1998-07-08 | 1998-07-08 | Subimage synthesis device and method for video decoder of high-resolution TV set |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1065391C (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2894740A1 (en) * | 2005-12-12 | 2007-06-15 | Thomson Licensing Sa | CODING DEVICE, CODING METHOD, DECODING SYSTEM METHOD FOR DECODING VIDEO DATA |
FR2894739A1 (en) * | 2005-12-12 | 2007-06-15 | Thomson Licensing Sa | ENCODING METHOD, DECODING METHOD, ENCODING DEVICE, AND VIDEO DATA DECODING DEVICE |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1168053A (en) * | 1997-01-30 | 1997-12-17 | 广播电影电视部广播科学研究院电视研究所 | System for transmission of high distinctness TV by use of existing digital broadcast equipment |
-
1998
- 1998-07-08 CN CN98102821A patent/CN1065391C/en not_active Expired - Fee Related
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1168053A (en) * | 1997-01-30 | 1997-12-17 | 广播电影电视部广播科学研究院电视研究所 | System for transmission of high distinctness TV by use of existing digital broadcast equipment |
Also Published As
Publication number | Publication date |
---|---|
CN1206286A (en) | 1999-01-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1083661C (en) | Seamless switched converter for automatic imagery scan format | |
US8069466B2 (en) | Advanced digital TV system | |
CN103125123B (en) | Playback device, playback method, integrated circuit, broadcasting system, and broadcasting method | |
JP3407287B2 (en) | Encoding / decoding system | |
US5623308A (en) | Multiple resolution, multi-stream video system using a single standard coder | |
CN1197366C (en) | Process and apparatus for converting MPEG-2 bitstream into SMPTE-259 compatible bitstream | |
US6754439B1 (en) | Method and apparatus for using multiple compressed digital video and audio signals | |
CN1306796C (en) | Decoder device and receiver using the same | |
US9462268B2 (en) | Output management of prior decoded pictures at picture format transitions in bitstreams | |
US20040210931A1 (en) | Service provider side interactive program guide encoder | |
CN1399468A (en) | Multi-channel video coding device and method | |
JP2002521930A (en) | Method and apparatus for encoding a user interface | |
CN1313008A (en) | Terminal for composing and presenting MPEG-4 video programs | |
CN104584562A (en) | Transmission device, transmission method, reception device, and reception method | |
JPH10234043A (en) | Dynamic image encoder and decoder | |
CN105430451A (en) | Multi-cam HLS description method and multi-cam video direct broadcasting system based on HLS | |
KR100818148B1 (en) | Sending progressive video sequences suitable for mpeg and other data formats | |
US7327790B1 (en) | MPEG on screen display coder for DTV interfaces | |
US6100930A (en) | Process and apparatus for performing wipes on compressed MPEG video bitstreams | |
KR20130109969A (en) | Receiver and method at the receiver for enabling channel change with a single decoder | |
CN1065391C (en) | Subimage synthesis device and method for video decoder of high-resolution TV set | |
JPH11122610A (en) | Image coding method, image decoding method and system for them | |
CN1211867A (en) | HDTV video-frequency decoder using SDTV to decode ASIC and its decoding method | |
EP1338149B1 (en) | Method and device for video scene composition from varied data | |
CN1248512C (en) | Inserted audio-video mixed signal synchronous coding technique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20010502 Termination date: 20130708 |