CN106486069A - Gate drive circuit and electrophoretic display - Google Patents

Gate drive circuit and electrophoretic display Download PDF

Info

Publication number
CN106486069A
CN106486069A CN201510581824.7A CN201510581824A CN106486069A CN 106486069 A CN106486069 A CN 106486069A CN 201510581824 A CN201510581824 A CN 201510581824A CN 106486069 A CN106486069 A CN 106486069A
Authority
CN
China
Prior art keywords
grid
control signal
level
decoder
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510581824.7A
Other languages
Chinese (zh)
Other versions
CN106486069B (en
Inventor
苏忠信
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sitronix Technology Corp
Original Assignee
Sitronix Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sitronix Technology Corp filed Critical Sitronix Technology Corp
Publication of CN106486069A publication Critical patent/CN106486069A/en
Application granted granted Critical
Publication of CN106486069B publication Critical patent/CN106486069B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Abstract

The invention discloses a gate driving circuit and an electrophoretic display. The grid driving circuit comprises a level conversion module, a control module and a control module, wherein the level conversion module is used for receiving an enabling signal and an input signal so as to generate a plurality of control signals; a decoder coupled to the level conversion module for outputting a plurality of conduction results according to the plurality of control signals; and a gate driving module, coupled to the level conversion module and the decoder, for outputting a voltage value corresponding to a first mode, a second mode or a third mode according to the plurality of control signals, an output control signal and the plurality of conduction results.

Description

Gate driver circuit and electrophoretic display
Technical field
The present invention relates to a kind of gate driver circuit, more particularly, to a kind of grid drive for electrophoretic display Galvanic electricity road, accordingly to export full grid high-level voltage, full grid low level voltage or single lock high levels electricity Pressure.
Background technology
Making rapid progress with electronic mobile apparatus, stresses the exploitation of product of lightening or carbon reduction all Linking is carried out with being too busy.Wherein, (can be also simply referred to as Electronic Paper or electrophoresis showed for electrophoretic display technology Device), in order to pursue product light carry and reduce the purposes such as power consumption, its associated electrical drives electricity The design on road has become one of popular topic.
However, the gate driver circuit that prior art is used cannot correspond to the full grid high levels electricity of output one The display work to drive electrophoretic display for the output voltage of pressure, and corresponding to conventional gate drive circuit Design circuit area is larger, and the more transistor unit of usage quantity, and it will lead to the grid of final design The electrical source consumption that pole drive circuit is used cannot effectively reduce, and does not also meet electrophoretic display pursuit frivolous The purpose of design.In the case, the existing grid of offer another kind of circuit design improvement can be corresponded to drive Galvanic electricity road, it has also become the important topic of this area.
Content of the invention
Therefore, the main object of the present invention is to provide a kind of gate driver circuit of circuit design improvement, To drive the display work of electrophoretic display.
The present invention discloses a kind of gate driver circuit, includes a level modular converter, consistent for receiving Energy signal and an input signal, to produce multiple control signal;One decoder, couples this level modulus of conversion Block, for according to the plurality of control signal, exporting multiple conducting results;And a grid electrode drive module, Couple this level modular converter and this decoder, for according to the plurality of control signal, an output control letter Number and the plurality of conducting result, corresponding to output one first mode, a second mode or one the 3rd pattern Magnitude of voltage.
The present invention separately discloses a kind of electrophoretic display, includes a display floater;One source electrode drive circuit, Couple this display floater, for producing source voltage to this display floater;And a gate driver circuit, Couple this display floater, include a level modular converter, for receiving an enable signal and an input letter Number, to produce multiple control signal;One decoder, couples this level modular converter, for many according to this Individual control signal, exports multiple conducting results;And a grid electrode drive module, couple this level modulus of conversion Block and this decoder, for tying according to the plurality of control signal, an output control signal and the plurality of conducting Really, output one first mode, a second mode or the magnitude of voltage corresponding to one the 3rd pattern are driving this electricity One display work of phoretic display.
Brief description
Fig. 1 is the schematic diagram of the embodiment of the present invention one electrophoretic display.
Fig. 2 is the detailed maps of the embodiment of the present invention one gate driver circuit.
Fig. 3 is the detailed maps of a drive element of the grid in the embodiment of the present invention.
Fig. 4 is the detailed maps of another gate driver circuit of the embodiment of the present invention.
Fig. 5 is the detailed maps of another drive element of the grid of the embodiment of the present invention.
Fig. 6 is the schematic diagram that in Fig. 4 of the present invention, level changes output control unit.
Fig. 7 is the schematic diagram that another level of the present invention changes output control unit.
Fig. 8 is the schematic diagram of another gate driver circuit of the present invention.
Fig. 9 A, 9B are the comparison diagram that in the present invention, level changes control signal used by output control unit.
Wherein, description of reference numerals is as follows:
1 electrophoretic display
10th, 20,40,90 gate driver circuit
100th, 200,400,900 level modular converter
102nd, 202 decoder
104th, 204,404,904 grid electrode drive module
12 source electrode drive circuits
14 display floaters
2020~2026 switches
2000th, 4,002 first level converting unit
2002nd, 4,004 second level converting unit
2004th, 4006 the 3rd level converting unit
2006 the 4th level converting units
2040~2047,30,4040~4047,50, drive element of the grid
9040~9047
300th, 302,304,306,308,310,500, transistor unit
502nd, 504,506,508,800~807, M1
~M6
312nd, 510, R1 resistance unit
4000th, 70,80 level conversion output control unit
700 level converters
702 first multiplexers
704 second multiplexers
808 inverter modules
9000 first level conversion output control units
9002 second level conversion output control units
9004 the 3rd level conversion output control units
9006 level converting units
ENB enable signal
DI input signal
First input data of D0I
D1I second input data
The 3rd input data of D2I
D0, D1, D2, DO, DOB position control signal
D0B, D1B, D2B inverse phase control signal
OCS output control signal
Q middle-end control signal
QB anti-phase middle-end control signal
EN first end point
D second end points
S the 3rd end points
G0~G7, GO the 4th end points
VGH high-level voltage
VGL low level voltage
Specific embodiment
Employ some vocabulary to censure specific group in the middle of description and follow-up claim Part.Technical staff in art is it is to be appreciated that manufacturer may be called with different nouns equally Assembly.This specification and follow-up claim are not used as distinguishing assembly with the difference of title Mode, but with assembly difference functionally be used as distinguish benchmark.Description in the whole text and after In the middle of continuous claim, mentioned "comprising" is an open term, therefore should be construed to " comprise But it is not limited to ".Additionally, " connection " word here comprises any directly and indirectly electrical connection. Therefore, if a first device is connected to a second device described in literary composition, representing this first device can be direct It is connected to this second device, or be coupled indirectly to this second device by other devices or connection means.
Refer to Fig. 1, Fig. 1 is the embodiment of the present invention one electrophoretic display 1 (i.e. an electric paper display) Schematic diagram.As shown in figure 1, the electrophoretic display 1 of the present embodiment include a gate driver circuit 10, One source electrode drive circuit 12 and a display floater 14.Gate driver circuit 10 and source electrode drive circuit 12 Couple display floater 14, and produce a drive signal respectively to drive its work to display floater 14.Its In, corresponding to the exportable first mode of gate driver circuit 10, a second mode or one the 3rd pattern Magnitude of voltage is driving display floater 14, and source electrode drive circuit 12 produces drive signal such as source voltage, And then start a display job of electrophoretic display 1.
It is preferred that the gate driver circuit 10 of the present embodiment also includes a level modular converter 100, Decoder 102 and a grid electrode drive module 104.Level modular converter 100 is used for receiving an enable signal ENB and input signal DI, to produce multiple control signal.Decoder 102 couples level modular converter 100, for according to multiple control signal, exporting multiple conducting results.Grid electrode drive module 104 couples position Quasi- modular converter 100 and decoder 102, for according to multiple control signal, output control signal OCS And multiple conducting result, output first mode, second mode or the magnitude of voltage corresponding to the 3rd pattern are driving Galvanic electricity phoretic display 1.Wherein, enable signal ENB, input signal DI and output control signal OCS It is all digital signal, and the full grid high-level voltage of the first mode in the present embodiment such as, the second mould The full grid low level voltage of formula such as, and the single lock high-level voltage of the 3rd pattern such as, remaining is low Level voltage, is so not used to limit the scope of the present invention.
Refer to Fig. 2, Fig. 2 is the detailed maps of the embodiment of the present invention one gate driver circuit 20.As Shown in Fig. 2, the gate driver circuit 20 in the present embodiment includes level modular converter 200, decoder 202 with grid electrode drive module 204.It is preferred that the decoder 202 of the present embodiment includes switch 2020 ~2026, and each switchs as a transistor unit, is so not used to limit the scope of the present invention.Separately Outward, level modular converter 200 includes one first level converting unit 2000, one second level conversion list First 2002, one the 3rd level converting unit 2004 and one the 4th level converting unit 2006, and first Quasi- converting unit 2000, the second level converting unit 2002 and the 3rd level converting unit 2004 connect respectively Receive three position input datas D0I, D1I, D2I of input signal DI, and the 4th level converting unit 2006 Receive enable signal ENB.At least two level converting units need to be included as grid electrode drive module 204, And in the present embodiment, grid electrode drive module 204 includes drive element of the grid 2040~2047, and grid Pole driver element 2040~2047 is coupled to the first level converting unit 2000.
It is interesting to note that decoder 202 can be according to the work side of the multiple switch being comprised in the present embodiment Formula and quantity, are correspondingly formed different decoder implementation aspects.For example, the first decoder comprises There is a switch 2024,2025,2026 (i.e. the quantity according to transistor can form 1+2 decoder), second Kind decoder includes switch 2020~2026, and (i.e. the quantity according to transistor can form 1+2+4 decoding Device).Additionally, every kind of decoder is by respectively according to the enable signal ENB being received and input signal DI Three position input datas D0I, D1I, D2I, with the different decoded results of corresponding output, such as first Plant decoder (i.e. 1+2 decoder) and four kinds will be exported according to enable signal ENB with input data D2I Decoding information (i.e. so-called two to four), and second decoder (i.e. 1+2+4 decoder) is by basis Enable signal ENB and input data D1I, D2I are exporting eight kinds of decoding informations (i.e. so-called three to eight). In the case, the present embodiment uses second decoder, and eight kinds of decoding informations of corresponding output are to grid Controlling its conducting state, certainly, those skilled in the art are also dependent on grid for driver element 2040~2047 The quantity number of pole driver element, to determine the required type using decoder, and is not used to limit this Bright scope.
In the present embodiment, the first level converting unit 2000 is coupled to grid electrode drive module 204, and second Level converting unit 2002 is coupled with switch 2020~2023, and the 3rd level converting unit 2004 is coupled with Switch 2024,2025, and the 4th level converting unit 2006 is coupled with switch 2026.It is preferred that the One level converting unit 2000, according to first input data D0I being received, exports one first control Signal D0 and anti-phase first control signal D0B anti-phase with first control signal are to raster data model Module 204.Wherein, multiple first end points EN of drive element of the grid 2040~2047 receive output control Signal OCS processed, multiple second end points D of drive element of the grid 2040,2042,2044,2046 connect Receive anti-phase first control signal D0B, drive element of the grid 2041,2043,2045,2047 multiple Second end points D first control signal D0 of reception, two the 3rd of drive element of the grid 2040,2041 End points S-phase mutually couples, and two the 3rd end points S-phase of drive element of the grid 2042,2043 mutually couple, grid Two the 3rd end points S-phase of pole driver element 2044,2045 mutually couple, drive element of the grid 2046, 2047 two the 3rd end points S-phase mutually couple, meanwhile, the 4th of drive element of the grid 2040~2047 the End points G0~G7 exports first mode, second mode or the magnitude of voltage corresponding to the 3rd pattern, and then drives The related display work of galvanic electricity phoretic display 1.For example, when drive element of the grid 2040~2047 When 4th end points G0~G7 exports the magnitude of voltage corresponding to first mode, the 4th end points G0~G7 can be complete Portion exports a high-level voltage signal;The 4th end points G0~G7 when drive element of the grid 2040~2047 When exporting the magnitude of voltage corresponding to second mode, the 4th end points G0~G7 can all export a low level electricity Pressure signal;When the 4th end points G0~G7 output the 3rd pattern institute of drive element of the grid 2040~2047 is right During the magnitude of voltage answered, any one exportable high-level voltage signal in the 4th end points G0~G7, as it His the 4th end points G0~G7 then exports low level voltage signal.
Refer to Fig. 3, Fig. 3 is the detailed maps of a drive element of the grid 30 in the embodiment of the present invention. As shown in figure 3, multiple drive element of the grid of grid electrode drive module 204 can be all grid in the present embodiment The enforcement aspect of driver element 30, its include transistor unit 300,302,304,306,308, 310 and a resistance unit 312.It is preferred that the source electrode of transistor unit 300,304 is coupled to a height Level voltage VGH, the grid of transistor unit 300,306 is mutually coupled to form the second end points D, The drain electrode of transistor unit 300 is coupled to the source electrode of transistor unit 302, the leakage of transistor unit 302 The grid of pole and transistor unit 304 is coupled to one end of resistance unit 312, transistor unit 302 Grid is coupled to first end point EN to receive output control signal OCS, the drain electrode of transistor unit 304 Drain electrode with transistor unit 310 is mutually coupled to form the 4th end points GO, the drain electrode coupling of transistor 306 It is connected to the other end of resistance unit 312, the source electrode of transistor 306 forms the 3rd end points S, transistor list The drain electrode of unit 308, the grid of transistor unit 310 are coupled to the other end of resistance unit 312, and brilliant The source electrode of body pipe unit 308,310 is mutually coupled to receive low level voltage VGL.Certainly, this enforcement Resistance unit 312 in example can omit its setting, when resistance unit 312 omits, by resistance with short Road mode connects, or also can be replaced other assemblies and to retain its impedance operator person, broadly falls into the present invention Scope.
Go back to Fig. 2, the second level converting unit 2002 in the present embodiment is according to the second being received Input data D1I, output one second control signal D1 and anti-phase with second control signal anti-phase Second control signal D1B is to switch 2020~2023.It is preferred that the grid of switch 2020,2022 Receive anti-phase second control signal D1B, the grid of switch 2021,2023 receives second control signal D1, additionally, the drain electrode of switch 2020,2021,2022,2023 is respectively coupled to drive element of the grid 2040~2041,2042~2043,2044~2045,2046~2047 the 3rd end points S, switchs 2020 ~2021 source electrode is mutually coupled, and the source electrode of switch 2022~2023 is also mutually coupled.
Furthermore, the 3rd level converting unit 2004, according to the 3rd input data D2I being received, exports One the 3rd control signal D2 and anti-phase three control signal anti-phase with the 3rd control signal D2B is to switch 2024,2025.It is preferred that the grid of switch 2024 receives anti-phase 3rd controls letter Number D2B, and switch 2025 grid and receive the 3rd control signal D2.Additionally, switch 2024,2025 Drain electrode be respectively coupled to switch 2020~2021,2022~2023 source electrode, and switch 2024,2025 Source electrode be mutually coupled.As for the 4th level converting unit 2006 according to the enable signal ENB being received, Export an enable result to switch 2026.It is preferred that the grid of switch 2026 receives enable result, open The drain electrode closing 2026 is coupled to the source electrode of switch 2024,2025, and switchs 2026 source electrode and couple to connect Receive low level voltage VGL.
In the case, the present embodiment will by input signal DI (i.e. first input data D0I, Two input datas D1I, the 3rd input datas D2I), the conducting of corresponding controlling switch 2020~2026 State, (or can be regarded as decoder to produce multiple conducting results corresponding to switch 2020~2026 202 receives input signal DI, and corresponding output decoding result is to drive element of the grid 2040~2047). Further, in grid electrode drive module 204 drive element of the grid 2040~2047 will according to enable signal ENB, Output control signal OCS and multiple conducting results of switch 2020~2026, make drive element of the grid 2040 Corresponding to~2047 the 4th end points G0~G7 corresponding output first mode, second mode or the 3rd pattern Magnitude of voltage, and then drive electrophoretic display 1 display work, that is, when being operated in first mode, the 4th End points G0~G7 can all export high-level voltage signal;When being operated in second mode, the 4th end points G0 ~G7 can all export low level voltage signal;When being operated in three patterns, in the 4th end points G0~G7 Any one exportable high-level voltage signal, then exports low level electricity as other the 4th end points G0~G7 Pressure signal.
In the present embodiment, when output control signal OCS is a high-order calibration signal, drive element of the grid 2040~2047 will export the magnitude of voltage corresponding to first mode;When output control signal OCS and enable letter When number ENB is a low level calibration signal, drive element of the grid 2040~2047 will export second mode right The magnitude of voltage answered;When output control signal OCS is a low level calibration signal, and enable signal ENB is one During high-order calibration signal, first in corresponding reference-input signal DI of drive element of the grid 2040~2047 Input data D0I, second input data D1I, the level signal of the 3rd input data D2I are corresponding Export the magnitude of voltage corresponding to the 3rd pattern.Certainly, cited input signal DI in the present embodiment, cause Energy signal ENB, output control signal OCS and the multiple conducting results corresponding to switch 2020~2026 Compound mode also can correspondingly be adjusted, and the type of the present embodiment breaker in middle or connected mode, also Can correspondingly be changed by those skilled in the art, adjusted or be replaced, to allow drive element of the grid 2040 ~2047 corresponding output first modes, second mode or the magnitude of voltage person corresponding to the 3rd pattern, broadly fall into One of the scope of the present invention.
Refer to Fig. 4, Fig. 4 is the detailed maps of another gate driver circuit of the embodiment of the present invention 40. Similar in appearance to the gate driver circuit 20 of Fig. 2, the gate driver circuit 40 shown in Fig. 4 also includes level Modular converter 400, decoder 202 and grid electrode drive module 404, and the decoding of gate driver circuit 40 Device 202 and the decoder 202 in Fig. 2 all include identical composition assembly and annexation (i.e. three Decoder to eight), will not be described here.Different places is, the level modular converter of the present embodiment 400 include a level conversion output control unit 4000, one first level converting unit 4002,1 the Two level converting units 4004 and one the 3rd level converting unit 4006, and grid electrode drive module 404 wraps Containing drive element of the grid 4040~4047, wherein, drive element of the grid 4040~4047 couple pass System is similar with the drive element of the grid 2040~2047 of Fig. 2, and both difference is that the embodiment of Fig. 4 is replaced The first level converting unit 2000 in Fig. 2 is changed output control unit 4000 for level and is coupled to grid Pole driver element 4040~4047, to allow level conversion output control unit 4000 transmit first respectively Control signal D0 and anti-phase first control signal D0B anti-phase with first control signal are driven to grid Second end points D of moving cell 4041,4043,4045,4047 and drive element of the grid 4040,4042, 4044th, 4046 the second end points D.
In addition, the detailed construction of the drive element of the grid 4040~4047 of grid electrode drive module 404 can With reference to Fig. 5, as shown in figure 5, the drive element of the grid 50 in the present embodiment include transistor unit 500, 502nd, 504,506,508 and resistance unit 510.Compared to the drive element of the grid 30 shown in Fig. 3, Drive element of the grid 50 in the present embodiment can omit the transistor unit 302 in Fig. 3, that is, only by crystal The grid of pipe unit 508 forms first end point EN and receives output control signal OCS, as other groups Part is coupled with it the detailed description that relation refers to paragraph corresponding to Fig. 3, will not be described here.Similarly, Resistance unit 510 in the present embodiment also can omit its setting, and when resistance unit 512 omits, is To be connected with short circuit manner at resistance, or also can be replaced other assemblies to retain its impedance operator person, Broadly fall into the scope of the present invention.
Refer again to Fig. 4, the present embodiment also can by input signal DI (i.e. first input data D0I, Second input data D1I, the 3rd input data D2I), correspond to leading of controlling switch 2020~2026 Logical state, with the corresponding multiple conducting results producing corresponding to switch 2020~2026.Accordingly, grid drives In dynamic model block 404, drive element of the grid 4040~4047 will be believed according to enable signal ENB, output control Number OCS and the multiple conducting results corresponding to switch 2020~2026, by drive element of the grid 4040~ 4047 the 4th end points G1~G7 exports first mode, second mode or the voltage corresponding to the 3rd pattern Value, and then drive the display work of electrophoretic display 1.
Similarly, in the present embodiment, gate driver circuit 40 to drive wherein also by similar control signal The conducting state of multiple switch units, for example, when output control signal OCS is high-order calibration signal, grid Pole driver element 4040~4047 will export the magnitude of voltage corresponding to first mode;Work as output control signal When OCS and enable signal ENB are low level calibration signal, drive element of the grid 4040~4047 will export the Magnitude of voltage corresponding to two modes;When output control signal OCS is low level calibration signal, and enable signal When ENB is high-order calibration signal, in corresponding reference-input signal DI of drive element of the grid 4040~4047 First input data D0I, second input data D1I, the level signal of the 3rd input data D2I, Magnitude of voltage corresponding to corresponding output the 3rd pattern.Certainly, cited input signal DI in the present embodiment, Enable signal ENB, output control signal OCS can correspondingly be carried out with the compound mode of multiple conducting results Adjustment, and the type of transistor unit or connected mode in the present embodiment, also can be by those skilled in the art Correspondingly changed, adjusted or replaced, to allow drive element of the grid 4040~4047 can correspond to output One pattern, second mode or the magnitude of voltage person corresponding to the 3rd pattern, broadly fall into one of the scope of the present invention.
Refer to Fig. 6, Fig. 6 is the schematic diagram that in Fig. 4 of the present invention, level changes output control unit.As Shown in Fig. 6, in the present embodiment level conversion output control unit 70 include a level converter 700, One first multiplexer 702 and one second multiplexer 704.Level converter 700 is used for receives input One input data DI (as first input data D0I) of signal, controls letter with corresponding output one middle-end Number Q and anti-phase with middle-end control signal one anti-phase middle-end control signal QB.First multiplexer 702 Couple level converter 700, for receiving middle-end control signal Q, output control signal OCS and an electricity Potential source VGH (as a high-level voltage), and determine by output control signal OCS to export middle-end control In signal Q processed or voltage source VGH, one is control signal DO (as first control signal D0), And transmit to grid electrode drive module 404.Second multiplexer 704 couples level converter 700, for connecing Receive anti-phase middle-end control signal QB, output control signal OCS and voltage source VGH, and controlled by output Signal OCS processed is come to determine to export one in anti-phase middle-end control signal QB or voltage source VGH be one anti- Phase control signal DO (as anti-phase first control signal D0B), and transmit to grid electrode drive module 404, the coherent signal corresponding waveform change changing output control unit 70 as level refers to figure Shown in 9A and Fig. 9 B.
Refer to Fig. 7, Fig. 7 is the schematic diagram that another level of the present invention changes output control unit 80.As Shown in Fig. 7, in the present embodiment, level conversion output control unit 80 includes transistor unit 800~807 With an inverter module 808.It is preferred that the source electrode of transistor unit 800,801,802,803 is mutual It is coupled to voltage source VGH (as a high-level voltage), the drain electrode of transistor unit 800, transistor list First 801 grid is mutually coupled carry-out bit control signal DO, crystal with the drain electrode of transistor unit 802 The grid of pipe unit 800, the drain electrode phase mutual coupling of the drain electrode of transistor unit 801 and transistor unit 803 Fetch carry-out bit control signal DOB, the grid of transistor unit 802, the grid of transistor unit 803, The grid of transistor unit 804 is mutually coupled to receive output control letter with the grid of transistor unit 805 Number OCS, the drain electrode of transistor unit 804 is coupled to the drain electrode of transistor unit 801, transistor unit 804 source electrode is coupled to the drain electrode of transistor unit 806, and the drain electrode of transistor unit 805 is coupled to crystalline substance The drain electrode of body pipe unit 801, the source electrode of transistor unit 805 is coupled to the drain electrode of transistor unit 807, The source electrode of transistor unit 806,807 is mutually coupled receiving voltage source VGL (as a low level voltage), The grid of transistor unit 806 is mutually coupled receives input letter with an input of inverter module 808 Number DI, and the grid of transistor unit 807 is mutually coupled with an outfan of inverter module 808.According to This, the present embodiment can be corresponded to by output control signal OCS unlatching transistor unit 802,803 and Close transistor unit 804,805 so that position control signal DO and position control signal DOB are simultaneously defeated Go out voltage source VGH (i.e. high-level voltage);Certainly, the present embodiment also can pass through output control signal OCS Open transistor unit 804,805 and close transistor unit 802,803 to correspond to, accordingly, according to The change in value of input signal DI, position control signal DO is exportable with one in control signal DOB of position Voltage source VGH (i.e. high-level voltage), and position control signal DO is another with control signal DOB of position Person's then output voltage source VGL (i.e. low level voltage), changes the phase of output control unit 80 as level The change of OFF signal corresponding waveform refers to shown in Fig. 9 A and Fig. 9 B.
Refer to Fig. 8, Fig. 8 is the schematic diagram of another gate driver circuit of the present invention 90.Similar in appearance to Fig. 2 Gate driver circuit 20, the gate driver circuit 90 shown in Fig. 8 also include level modular converter 900, In decoder 202 and grid electrode drive module 904, and the decoder 202 and Fig. 2 of gate driver circuit 90 Decoder 202 all include identical composition assembly and annexation (i.e. three decoder to eight). Different places is, the level modular converter 900 of the present embodiment includes one first level conversion output Control unit 9000, one second level conversion output control unit 9002, one the 3rd level conversion output control Unit 9004 processed and a level converting unit 9006, then include grid as grid electrode drive module 904 Driver element 9040~9047.
It is interesting to note that embodiment as shown in Figure 8, wherein, decoder 202 also can accordingly combine every A transistor unit (crystalline substance as drive element of the grid 9040 in one drive element of the grid 9040~9047 Body pipe unit M1, transistor unit M6 of drive element of the grid 9041 etc.), i.e. a total of eight crystal Pipe unit, to be correspondingly formed the third decoder, (i.e. the quantity according to transistor can form 1+2+4+8 and translate Code device) so that the third decoder can be according to enable signal ENB and input data D0I, D1I, D2I To export 16 kinds of decoding informations, this falls within the scope of the present invention.
It is preferred that drive element of the grid 9040~9047 couple relation and drive element of the grid 2040~ 2047 are similar to, and wherein, the first level conversion output control unit 9000 is coupled to drive element of the grid 9040 ~9047, to allow the first level conversion output control unit 9000 receive output control signal OCS and defeated Enter first input data D0I of data, and export first control signal D0 and control letter with first Number anti-phase anti-phase first control signal D0B and be transmitted separately to drive element of the grid 9041,9043, 9045th, 9047 with drive element of the grid 9040,9042,9044,9046.Additionally, the second level conversion Output control unit 9002 receives output control signal OCS and second input data D1I, to export One second control signal D1 and anti-phase second control signal D1B anti-phase with second control signal To switch 2020~2023.3rd level conversion output control unit 9004 receives output control signal OCS With the 3rd input data D2I, to export the 3rd control signal D2 and anti-phase with the 3rd control signal Anti-phase 3rd control signal D2B to switch 2024~2025.Connect as level converting unit 9006 Receive enable signal ENB, to export enable result to switch 2026.
In addition, compared to the drive element of the grid 50 depicted in Fig. 5, the grid in the present embodiment drives Moving cell 9040 only includes a transistor unit M1~M4 and resistance unit R1, i.e. raster data model list Unit 9040 can omit the transistor unit 508 in drive element of the grid 50, and only includes transistor list Unit 500,502,504,506 and resistance unit 510, the annexation as other assemblies is all similar to crystalline substance Body pipe unit 508, will not be described here it.Accordingly, the source electrode of transistor unit M1, M2 is mutually coupled To receive high-level voltage VGH, and the grid of transistor unit M1, M4 be mutually coupled to receive anti-phase First control signal D0B.Similarly, drive element of the grid 9041~9047 also includes four crystal Pipe unit and single resistance unit, and have the transistor unit M1 of similar drive element of the grid 9040~ M4 and resistance unit R1 couples relation, will herein be described in detail it.Certainly, the resistance list in the present embodiment First R1 can omit its setting, or also can be replaced other assemblies and to retain its impedance operator person, broadly falls into The scope of the present invention.
Please continue to refer to Fig. 8, the present embodiment will by input signal DI (i.e. first input data D0I, Second input data D1I, the 3rd input data D2I), correspond to leading of controlling switch 2020~2026 Logical state, with the corresponding multiple conducting results producing corresponding to switch 2020~2026.Accordingly, grid drives In dynamic model block 904, drive element of the grid 9040~9047 will be believed according to enable signal ENB, output control Number OCS and the multiple conducting results corresponding to switch 2020~2026, make drive element of the grid 9040~ 9047 corresponding output first modes, second mode or the magnitude of voltage corresponding to the 3rd pattern, and then drive electricity The display work of phoretic display 1.
Refer again to Fig. 9 A, 9B, Fig. 9 A, 9B are used by level conversion output control unit in the present invention The comparison diagram of control signal, the wherein control signal shown in Fig. 9 A can be defeated by the level conversion in such as Fig. 8 Go out control unit 9002,9004 to use, and the control signal shown in Fig. 9 B can be by the position in such as Fig. 4 Quasi- conversion output control unit 4000 to be used with the level conversion output control unit 9000 in Fig. 8. As shown in Fig. 9 A, 9B, the present embodiment has clearly drawn output control signal OCS, any bit input number According to DI (as first input data D0I) with any bit control signal DO, DOB (as first controls Signal D0 processed and anti-phase first control signal D0B) level comparison, and meet when output control When signal OCS processed is high-order calibration signal, grid electrode drive module will export the magnitude of voltage corresponding to first mode; When output control signal OCS and enable signal ENB are low level calibration signal, grid electrode drive module will be defeated Go out the magnitude of voltage corresponding to second mode;When output control signal OCS is low level calibration signal and enable signal When ENB is high-order calibration signal, grid electrode drive module then first input data in reference-input signal DI D0I, second input data D1I, the level signal of the 3rd input data D2I are exporting the 3rd pattern Corresponding magnitude of voltage.It is interesting to note that cooperation drive element of the grid 9040~9047 and decoder 202 Setting annexation, when output control signal OCS is high-order calibration signal, Fig. 9 B in the present embodiment The numerical value corresponding to high-order calibration signal of position control signal DO, DOB, will be slightly above when output control is believed Number OCS is the numerical value corresponding to high-order calibration signal of position control signal DO, DOB during low level calibration signal, So that multiple switch in gate driver circuit 90 can correspondingly be opened with transistor unit and be turned on, so non-use To limit the scope of the present invention.
It is interesting to note that those skilled in the art also refer to annexation and the assembly group of above example Become, correspond to replace or change to combine those embodiments, or the class by transistor unit (or switch) The Working Means such as type, input signal, control signal correspondingly change, with export identical first mode, The display work to drive electrophoretic display 1 for the magnitude of voltage corresponding to second mode or the 3rd pattern, rather than In order to limit the scope of the present invention.
To sum up, the gate driver circuit that the present embodiment is provided can correspond to offer first mode (as full grid High-level voltage), second mode (as full grid low level voltage) or the 3rd pattern be (as single lock high levels Voltage) corresponding to magnitude of voltage, to drive the display work of electrophoretic display.Compared to prior art meeting The more transistor unit of usage quantity or the larger circuit design of area, the present embodiment is by suitable group Become assembly and related circuit design, be greatly reduced the transistor unit quantity that gate driver circuit comprised with Its corresponding circuit area, to improve range of application and the product extendibility of related electrophoretic display.
The foregoing is only the preferred embodiments of the present invention, be not limited to the present invention, for this For the technical staff in field, the present invention can have various modifications and variations.All spirit in the present invention and Within principle, any modification, equivalent substitution and improvement made etc., should be included in the protection of the present invention Within the scope of.

Claims (11)

1. a kind of gate driver circuit is it is characterised in that include:
One level modular converter, for receiving an enable signal and an input signal, to produce multiple controls Signal;
One decoder, couples this level modular converter, for according to the plurality of control signal, exporting multiple Conducting result;And
One grid electrode drive module, couples this level modular converter and this decoder, for according to the plurality of control Signal processed, an output control signal and the plurality of conducting result, output one first mode, one Magnitude of voltage corresponding to second mode or one the 3rd pattern.
2. gate driver circuit as claimed in claim 1 is it is characterised in that this grid electrode drive module comprises There are multiple drive element of the grid, and the plurality of drive element of the grid is coupled to this decoder to receive this Multiple conducting results are right with corresponding this first mode of output, this second mode or the 3rd pattern institute The magnitude of voltage answered.
3. gate driver circuit as claimed in claim 2 is it is characterised in that each drive element of the grid bag Containing multiple transistor units, or each drive element of the grid include multiple transistor units with extremely A few passive component unit.
4. gate driver circuit as claimed in claim 2 is it is characterised in that this level modular converter comprises There are at least two level converting units, and each level converting unit is multiple according to this input signal Position input data, corresponding generation the plurality of conducting result is simultaneously transmitted to the plurality of drive element of the grid.
5. gate driver circuit as claimed in claim 4 is it is characterised in that at least one level converting unit Also receive an output control signal to form a level conversion output control unit, and with reference to this output Control signal and the plurality of position input data, are produced the plurality of conducting result and are transmitted to this with corresponding Grid electrode drive module.
6. gate driver circuit as claimed in claim 4 it is characterised in that this decoder include multiple Switch, and the quantity according to comprised the plurality of switch, this decoder forms different types of decoding Device, and to produce multiple results that decode for the plurality of conducting with reference to this enable signal and this input signal Result.
7. gate driver circuit as claimed in claim 1 is it is characterised in that this level modular converter comprises There are at least two level converting units, and each level converting unit is multiple according to this input signal Position input data, corresponding generation the plurality of conducting result is simultaneously transmitted to this grid electrode drive module.
8. gate driver circuit as claimed in claim 7 is it is characterised in that at least one level converting unit Also receive an output control signal to form a level conversion output control unit, and with reference to this output Control signal and the plurality of position input data, are produced the plurality of conducting result and are transmitted to this with corresponding Grid electrode drive module.
9. gate driver circuit as claimed in claim 1 it is characterised in that this decoder include multiple Switch, and the quantity according to comprised the plurality of switch, this decoder forms different types of decoding Device, and to produce multiple results that decode for the plurality of conducting with reference to this enable signal and this input signal Result.
10. gate driver circuit as claimed in claim 9 is it is characterised in that this decoder is one or two to four Decoder, one or three to eight decoders or one or four to 16 decoders.
A kind of 11. electrophoretic displays are it is characterised in that include:
One display floater;
One source electrode drive circuit, couples this display floater, for producing source voltage to this display floater; And
One gate driver circuit, couples this display floater, includes:
One level modular converter, for receiving an enable signal and an input signal, multiple to produce Control signal;
One decoder, couples this level modular converter, for according to the plurality of control signal, exporting Multiple conducting results;And
One grid electrode drive module, couples this level modular converter and this decoder, for many according to this Individual control signal, an output control signal and the plurality of conducting result, export one first Pattern, a second mode or the magnitude of voltage corresponding to one the 3rd pattern are driving this electrophoresis One display work of display.
CN201510581824.7A 2015-08-26 2015-09-14 Gate drive circuit and electrophoretic display Active CN106486069B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
TW104127837 2015-08-26
TW104127837A TWI626640B (en) 2015-08-26 2015-08-26 Gate driving circuit and electro-phoretic display

Publications (2)

Publication Number Publication Date
CN106486069A true CN106486069A (en) 2017-03-08
CN106486069B CN106486069B (en) 2019-02-19

Family

ID=58238469

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510581824.7A Active CN106486069B (en) 2015-08-26 2015-09-14 Gate drive circuit and electrophoretic display

Country Status (2)

Country Link
CN (1) CN106486069B (en)
TW (1) TWI626640B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020073471A1 (en) * 2018-10-10 2020-04-16 深圳市柔宇科技有限公司 Goa circuit, display device and display control method

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110070835B (en) * 2018-01-22 2021-05-28 矽创电子股份有限公司 Electronic paper display driving circuit

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1115539A (en) * 1993-12-27 1996-01-24 夏普公司 Image display device and scanner circuit
CN1167967A (en) * 1996-06-07 1997-12-17 Lg半导体株式会社 Driver circuit for thin film transistor-liquid crystal display
CN101303837A (en) * 2007-05-11 2008-11-12 瑞鼎科技股份有限公司 Scanning driver
CN102708827A (en) * 2012-06-01 2012-10-03 矽创电子股份有限公司 Scanning driving circuit
CN103050104A (en) * 2012-10-31 2013-04-17 矽创电子股份有限公司 Decoding scanning driving device
US20150200670A1 (en) * 2014-01-16 2015-07-16 Sitronix Technology Corp. Gate driver and related circuit buffer

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4551712B2 (en) * 2004-08-06 2010-09-29 東芝モバイルディスプレイ株式会社 Gate line drive circuit
TWI378438B (en) * 2007-12-21 2012-12-01 Ili Technology Corp Driving circuit of display apparatus and driving method thereof
TWI420460B (en) * 2011-05-02 2013-12-21 Au Optronics Corp Electrophoretic panel and driving method thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1115539A (en) * 1993-12-27 1996-01-24 夏普公司 Image display device and scanner circuit
CN1167967A (en) * 1996-06-07 1997-12-17 Lg半导体株式会社 Driver circuit for thin film transistor-liquid crystal display
CN101303837A (en) * 2007-05-11 2008-11-12 瑞鼎科技股份有限公司 Scanning driver
CN102708827A (en) * 2012-06-01 2012-10-03 矽创电子股份有限公司 Scanning driving circuit
CN103050104A (en) * 2012-10-31 2013-04-17 矽创电子股份有限公司 Decoding scanning driving device
US20150200670A1 (en) * 2014-01-16 2015-07-16 Sitronix Technology Corp. Gate driver and related circuit buffer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020073471A1 (en) * 2018-10-10 2020-04-16 深圳市柔宇科技有限公司 Goa circuit, display device and display control method
CN112639954A (en) * 2018-10-10 2021-04-09 深圳市柔宇科技股份有限公司 GOA circuit, display device and display control method

Also Published As

Publication number Publication date
TWI626640B (en) 2018-06-11
CN106486069B (en) 2019-02-19
TW201709194A (en) 2017-03-01

Similar Documents

Publication Publication Date Title
CN102129847A (en) Gamma reference voltage output circuit of source driver
CN101419769B (en) Digital simulation conversion circuit, data driver and display unit
CN101556782B (en) Liquid crystal display and corresponding driving method
CN103903581B (en) Liquid crystal indicator and driving method thereof
CN205751479U (en) The on-off circuit of display drive device
CN104517573B (en) Bias voltage generating circuit and liquid crystal drive circuit
CN109923611A (en) Device and method for power-efficient driving circuit
CN107016971A (en) A kind of scanning circuit unit, gate driving circuit and scanning signal control method
TW200606806A (en) Impedance conversion circuit, drive circuit, and control method therefor
CN103915073A (en) Display panel driving circuit, control method of display panel driving circuit and display device
CN106097991B (en) The data drive circuit and driving method of liquid crystal display panel
CN101303838B (en) Systems for displaying images by utilizing vertical shift register circuit to generate non-overlapped output signals
CN109064985A (en) A kind of current foldback circuit and display device
CN106486069A (en) Gate drive circuit and electrophoretic display
CN104240669B (en) Drive circuit and display device
CN105610425B (en) Power-on protective circuit
CN105656490B (en) A kind of D/A converter module, data drive circuit and liquid crystal display
CN105184365B (en) Digital-to-analogue mixed signal processing system for Imprecise computation
CN105096857B (en) A kind of gate driving circuit and liquid crystal display
CN106526928A (en) Liquid crystal display panel and method for MUX drive thereof
CN208985029U (en) Voltage conversion circuit, data operation unit, chip, force calculation board and calculation equipment
CN101290756B (en) Gamma voltage generating device, liquid crystal display device and method for controlling gamma voltage
CN103000153A (en) Panel driving circuit
CN105654887A (en) Data input unit, data input method, source drive circuit and display device
CN109921770A (en) A kind of motor drive circuit and terminal device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant