CN106411168A - Diode clamp three-level inverter common-mode voltage suppression method - Google Patents

Diode clamp three-level inverter common-mode voltage suppression method Download PDF

Info

Publication number
CN106411168A
CN106411168A CN201610927655.2A CN201610927655A CN106411168A CN 106411168 A CN106411168 A CN 106411168A CN 201610927655 A CN201610927655 A CN 201610927655A CN 106411168 A CN106411168 A CN 106411168A
Authority
CN
China
Prior art keywords
vector
voltage
operating mode
point voltage
small vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610927655.2A
Other languages
Chinese (zh)
Other versions
CN106411168B (en
Inventor
吕佃顺
林资旭
张勇波
王贵鹏
张伟华
任晓娜
陈立权
徐铮
李海东
武鑫
许洪华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Baoding Corona Control Equipment Co ltd
Corona Wind Energy Equipment Beijing Co ltd
Beijing Corona Science and Technology Co Ltd
Original Assignee
BAODING CORONA CONTROL EQUIPMENT Co Ltd
Kenuo Weiye Wind Energy Equipment (beijing) Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BAODING CORONA CONTROL EQUIPMENT Co Ltd, Kenuo Weiye Wind Energy Equipment (beijing) Co Ltd filed Critical BAODING CORONA CONTROL EQUIPMENT Co Ltd
Priority to CN201610927655.2A priority Critical patent/CN106411168B/en
Publication of CN106411168A publication Critical patent/CN106411168A/en
Application granted granted Critical
Publication of CN106411168B publication Critical patent/CN106411168B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0003Details of control, feedback or regulation circuits
    • H02M1/0038Circuits or arrangements for suppressing, e.g. by masking incorrect turn-on or turn-off signals, e.g. due to current spikes in current mode control

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The present invention provides a common-mode voltage suppression method applicable for a diode clamp three-level inverter. The method is configured to remove the positive small vectors in the vectors synthesized by output voltage and maintain the neutral-point voltage balance. The community numbers of a section where the voltage are located is outputted according to the inverter requirement, and the basic space vectors are selected, wherein the space vectors comprise zero vectors, transition small vectors, medium vectors and big vectors. In order to control the neutral-point voltage balance, two negative small vectors having 120-degree mutual difference from the transition small vectors are taken as a first additional small vector and a second additional small vector. According to the three-phase current and the neutral-point voltage deviation corresponding to the transition small vectors, the first additional small vector and the second additional small vector, the neutral-point voltage is divided into three work conditions, the control capacity of the neutral-point voltage of each work condition is calculated, and the work condition with the biggest control capacity is the optimal work condition. According to the selected optimal work condition, the final action time of each vector is calculated, the switching of a power electronic device is controlled, and the outputted common-mode voltage amplitude is reduced to the 1/6 direct current bus voltage.

Description

A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method
Technical field
The present invention relates to a kind of common-mode voltage suppressing method being applied to diode clamping tri-level inverter.
Background technology
Prominent with the energy and environmental problem, regenerative resource, its apoplexy are invested more sight in countries in the world Power generates electricity and has become as the renewable energy power generation mode of on the largest scaleization exploit condition and commercialized development prospect at present.In wind During power generates electricity, need PWM converter that electric energy is processed, the four-quadrant being wherein made up of diode clamping tri-level inverter Current transformer has that energy conversion efficiency is high, it is relatively easy to control, the low advantage of du/dt is widely adopted, but should be used at it There are some negative effects, the high frequency common mode voltage that typical problem produces for inverter in journey.
High frequency common mode voltage can induce high frequency shaft voltage on alternator shaft, and then forms shaft current, and corrosion generates electricity Machine bearing.High frequency common mode voltage is interacted with generator windings parasitic capacitance, reduces winding insulation against ground;High frequency common mode simultaneously Voltage produces very strong electromagnetic interference, the normal operation of the other control system of impact and electronic equipment.With the rising of voltage, electricity Power equipment be available for design voltage margin less and less it is contemplated that many level block are to realize high-tension classical pathway, research Many level PWMs inverter output common mode voltage suppression technology has important theory significance and practical value.
Document《The research of common-mode voltage suppression technology in multilevel SPWM converter》Jiang Yanshu, Xu Dianguo etc.,《How electric The suppression of flat powder inverter common-mode voltage》Zhao Li, Song Pinggang etc., propose using software mode suppression powder inverter common-mode voltage output, But all do not consider neutral-point voltage balance.And neutral point voltage balance is the base of diode clamping tri-level inverter stable operation Plinth.
Content of the invention
The purpose of the present invention is the shortcoming overcoming existing common-mode voltage suppressing method can not control neutral point voltage balance, proposes A kind of suppressing method reducing diode clamping tri-level inverter output common mode voltage, while reaching common-mode voltage suppression Neutral point voltage balance can be controlled.
The vector space of diode clamping tri-level inverter is divided into 6 sectors by the present invention, and each sector is subdivided into 2 Cell, when being acted on according to small vector, midpoint electric current and corresponding phase current direction, small vector is divided into positive small vector and negative small vector, Using PWM (NPSVPWM) the Vector modulation strategy without positive small vector, in the vector of output voltage synthesis, remove just little arrow Amount, maintains neutral point voltage balance simultaneously;The negative small vector participating in output voltage synthesis is divided into transition according to Vector modulation relation Small vector, the first additional small vector and the second additional small vector, and when being acted on according to different small vectors centering point voltage control Ability derives optimum operating condition selection standard, realizes centering point voltage effective control.The present invention can be by inverter output common mode electricity Pressure amplitude value is reduced to 1/6 DC bus-bar voltage by 1/3 original DC bus-bar voltage.
For diode clamping tri-level inverter, it is made up of 12 IGBT and 6 clamp diodes.Use switching variable Sa、Sb、ScRepresent three-level inverter each brachium pontis on off state respectively, 0,1,2 three states correspond to brachium pontis respectively Three voltage outputs.The on off state defining three-level inverter is SaSbSc, then three-level inverter have 27 On off state, corresponds to 19 spatialities respectively.
Whole vector space is divided into 6 sectors, each sector is divided into 2 cells, is represented with (xy), x represents sector number, Y represents cell id, and such as (12) area represents the 1st sector the 2nd cell.Vector is divided into 4 classes according to length:Zero vector, small vector, in The big vector of vector, is zero vector positioned at 0 point, and length is small vector positioned at small vector circle, and length is located at middle vector circle For middle vector, length is big vector positioned at big vector circle.Small vector has 1 redundant state, and zero vector has 2 redundant states. Define three-phase current IabcWith midpoint electric current ImAll to be just output as, if corresponding midpoint electric current and phase current during small vector effect Direction is identical, referred to as positive small vector, and such as 100,122;If corresponding midpoint electric current is contrary with phase current during small vector effect, claim For bearing small vector, such as 011,211.
Different vectors corresponding difference common-mode voltage amplitude | VN0|, as shown in table 1.Wherein, UdcFor inverter dc bus electricity Pressure.
Table 1
Wherein, middle vector corresponds to common-mode voltage amplitude | VN0|=0, big vector corresponds to common-mode voltage amplitudeJust Small vector corresponds to common-mode voltage amplitudeNegative small vector corresponds to common-mode voltage amplitudeZero vector 111 Corresponding common-mode voltage amplitude | VN0|=0, zero vector 000,222 corresponds to common-mode voltage amplitudeIf participating in synthesis The vector state of output voltage does not comprise 000,222 two zero vectors, and inverter output common mode voltage magnitude will be fromReduce ArriveIf removing positive small vector again, inverter output common mode voltage magnitude will be fromIt is reduced toRemoval 000, 222 two zero vectors, remove 6 positive small vectors, and remaining 19 vector positions uniquely correspond to 19 spatialities.
In order to realize the purpose of suppression common mode voltage output, the vector participating in output voltage synthesis removes two zero vectors 000 and 222, remove 6 positive small vectors.Zero vector 111, negative small vector, 4 bases of the big vector of middle vector are adopted for each cell Plinth vector participates in output voltage synthesis.The basis vector that each cell participates in output voltage synthesis is as shown in table 2.
Table 2
Select the vector used by synthesising output voltage, ask for each vector action time.For each on off sequence, in order to Control neutral point voltage balance, the big vector of vector in preferentially adopting;Negative small vector is used for status transition and distributes the least action time Tmin, referred to as transition small vector;Zero vector is used for filling remaining time.If transition small vector VstIt is T between workst, middle vector VmEffect Time is Tm, big vector VlAction time is Tl, zero vector V0Action time is T0, sector number is n.
Defining inverter needs output voltage UoαβIt is U in α axle componentα, it is U in beta -axis componentβIf maximum vector length isTo each vector according to DC bus-bar voltage UdcCarry out standardization, middle vectorBig vector
Transition small vector during 1 cell of each sectorWhen calculating the effect of the 1st cell each vector Between as shown in formula (1).
During 2 cell of each sector, small vectorCalculate the 2nd cell each vector action time such as formula (2) shown in.
In formula (1) and formula (2), T0For zero vector V0Action time, TstFor transition small vector VstAction time, TmFor middle vector VmAction time, TlFor big vector VlAction time, n be sector number, TminFor the distribution of transition small vector The least action time, VαAnd VβBeing respectively inverter needs output voltage U0αβIn α axle and beta -axis component.
Each on off sequence comprises a negative small vector for status transition, and single negative small vector cumulative function will make midpoint Voltage loses unbalance it is necessary to introduce other negative small vectors as additional small vector, the other two introducing 120 degree of mutual deviation is negative little Vector is suitable, and one side transition small vector and the two negative small vector effects introducing correspond to different three-phase currents respectively, Can meet the real-time control demand of mid-point voltage, on the other hand ensure the most action one of each brachium pontis device in a PWM cycle Secondary.Two negative small vectors of other that the present invention is introduced into are referred to as the first additional small vector and the second additional small vector.Wherein, In synthesizing together with big vector, the additional small vector of vector is named as the first additional small vector, synthesizes 0.5 times together with middle vector The additional small vector of big vector is named as the second additional small vector.
The present invention is with regard to transition small vector, the first additional small vector, the definition of the second additional small vector and alignment electricity The control action of pressure, taking (11st) cell is as a example described in detail.
(11st) cell participates in output voltage synthesis basis vector and comprises big vector 200, middle vector 210, transition small vector 211 and zero vector 111.In addition, needs are controlled according to mid-point voltage, introduce 121 as the first additional small vector or introduce 112 works Participate in output voltage synthesis for the second additional small vector, additional small vector 121 can synthesize with big vector 200 in vector 210, attached Plus small vector 112 can synthesize 0.5 times of big vector 200 with middle vector 210.
After introducing additional small vector, according to transition small vector Vst, the first additional small vector Vsa1With the second additional small vector Vsa2The control of centering point voltage is divided into 3 kinds of operating modes by the corresponding midpoint current symbol of effect and mid-point voltage adjustment direction, transition Small vector adjustment mid-point voltage corresponds to operating mode 1, and the first additional small vector adjustment mid-point voltage corresponds to operating mode 2, and second adds little arrow Amount adjustment mid-point voltage corresponds to operating mode 3.Taking (11st) cell as a example operating mode 1, operating mode 2, operating mode 3 are described in detail.
Operating mode 1:Transition small vector effect corresponding midpoint current symbol meets mid-point voltage and controls requirement, adjusts the little arrow of transition Amount controls mid-point voltage action time.For (11st) cell, big vector 200 is identical with transition small vector 211 phase place, length phase Differ from 1 times, the corresponding midpoint electric current I of transition small vector 211 effectm=-Ia, A phase current is that during output, 211 effects make mid-point voltage liter Height, A phase current is that during input, 211 effects make mid-point voltage reduce.Transition small vector 211 alignment Voltage Cortrol is the most direct, but It is can only to control toward the direction in half primitive period.
Operating mode 2:First additional small vector effect corresponding current symbol meets mid-point voltage and controls requirement, increases by first and adds Small vector participates in output voltage synthesis.For (11st) cell, the first additional small vector 121 effect corresponds to midpoint electric current Im=- Ib, B phase current is that during output, the first additional small vector 121 effect makes mid-point voltage raise, and B phase current adds for during input first Small vector 121 effect makes mid-point voltage reduce.Meanwhile, vector 210 in the time effect synthesis such as 121 and 200, reduces by 210 effects Time, the corresponding midpoint electric current I of 210 effectsm=Ib.By increase-IbAction time, reduce IbAction time, realize alignment electricity Pressure dual regulation effect.
Operating mode 3:Second additional small vector effect corresponding current symbol meets mid-point voltage and controls requirement, increases by second and adds Small vector participates in output voltage synthesis.For (11st) cell, the second additional small vector 112 effect corresponds to midpoint electric current Im=- Ic, C phase current is that during output, the second additional small vector 112 effect makes mid-point voltage raise, and C phase current adds for during input second Small vector 112 effect makes mid-point voltage reduce.Meanwhile, 112 can synthesize 0.5 times of big vector with middle vector 210 grade time effect 200, vector 210 action time in increase, the corresponding midpoint electric current I of 210 effectsm=Ib.By increase-IcAction time, increase Ib Realize centering point voltage dual regulation effect action time.
For (11st) cell, operating mode 1 is corresponding to increase transition small vector 211 action time, realizes A phase current alignment electricity Pressure control action;Operating mode 2 is corresponding to increase by first additional small vector 121 action time, and in minimizing, vector 210 action time, realizes B Phase current centering point voltage dual regulation acts on;Operating mode 3 is corresponding to increase by second additional small vector 112 action time, swears in increase Measured for 210 action times, realize the effect of C, B biphase current centering point voltage dual regulation.3 kinds of operating modes correspond to 3 phase currents respectively, lead to Spend the negative small vector of adjustment, middle vector action time, realize the real-time control of three-phase current centering point voltage.
The rest may be inferred for other cells, summarizes as shown in table 3, electric current corresponding midpoint electric current feelings when acting on for vector in bracket Condition.
Table 3
Cell Transition small vector First additional small vector Second additional small vector Middle vector
11 211(-Ia) 121(-Ib) 112(-Ic) 210(Ib)
12 110(-Ic) 101(-Ib) 011(-Ia) 210(Ib)
21 110(-Ic) 011(-Ia) 101(-Ib) 120(Ia)
22 121(-Ib) 211(-Ia) 112(-Ic) 120(Ia)
31 121(-Ib) 112(-Ic) 211(-Ia) 021(Ic)
32 011(-Ia) 110(-Ic) 101(-Ib) 021(Ic)
41 011(-Ia) 101(-Ib) 110(-Ic) 012(Ib)
42 112(-Ic) 121(-Ib) 211(-Ia) 012(Ib)
51 112(-Ic) 211(-Ia) 121(-Ib) 102(Ia)
52 101(-Ib) 011(-Ia) 110(-Ic) 102(Ia)
61 101(-Ib) 110(-Ic) 011(-Ia) 201(Ic)
62 211(-Ia) 112(-Ic) 121(-Ib) 201(Ic)
After increasing mid-point voltage control strategy, each vector will change action time on the basis of formula (1) and formula (2), Define Tsa'、T0'、Tst'、Tm'、Tl' it is respectively additional small vector Vsa, zero vector V0, transition small vector Vst, middle vector Vm, big swear Amount VlFinal action time.
When controlling mid-point voltage using transition small vector, each vector final action time is as shown in formula (3):
When controlling mid-point voltage using the first additional small vector, each vector final action time is as shown in formula (4):
When controlling mid-point voltage using the second additional small vector, each vector final action time is as shown in formula (5).
In formula (3), formula (4), formula (5), Tsa’、T0’、Tst’、Tm’、Tl' be respectively consider neutral-point voltage balance after attached Plus small vector Vsa, zero vector V0, transition small vector Vst, middle vector Vm, greatly swear VlMeasure attached during final action time, wherein operating mode 2 Plus small vector VsaCorresponding first additional small vector Vsa1, additional small vector V during operating mode 3saCorresponding second additional small vector Vsa2;T0、 Tst、Tm、TlIt is respectively before adopting mid-point voltage to control by formula (1) or the calculated zero vector V of formula (2)0, transition small vector Vst, middle vector Vm, big vector VlAction time, TminThe least action time distributed for transition small vector, K is according to midpoint electricity Pressure deviation PI closed loop adjusts output.
Analysis mode (3), formula (4), formula (5) are as can be seen that when selecting the different operating mode effect in three kinds of operating modes, each vector is made To be changed with the time, the adjustment of different resultant vectors is passed through to take zero vector T action time0To realize.Operating mode 1, operating mode 2nd, operating mode 3 acts on the holding time to zero vector and is respectivelyWith K (T0-Tmin).Dan Cong Zero vector holding time angle is considered, is 2 times of operating mode 1 using the cost that operating mode 2 or operating mode 3 adjust mid-point voltage.Meanwhile, Small vector or the control ability of middle vector centering point voltage, act on corresponding size of current with vector and are directly proportional.
The standard of same taking (11st) cell as a example analysis selection optimal operating condition.In (11st) cell, the little arrow of transition The effective object of amount, the first additional small vector and the second additional small vector corresponds to A phase current i respectivelya, B phase current ibWith C phase Electric current ic, when acting in conjunction with different operating modes, the adjustment characteristic of centering point voltage and zero vector time take relation, the different work of definition The control ability of condition centering point voltage is e, as shown in formula (6):
In formula (6), e1、e2、e3It is respectively operating mode 1, operating mode 2, the control ability of operating mode 3 centering point voltage, wherein operating mode 1 Control ability e of centering point voltage12 multiplying factors are taken to be because that operating mode 1 is operating mode 2 or operating mode 3 to zero vector holding time Control ability e of operating mode 2 centering point voltage2Two electric current i of middle appearancebIt is because during operating mode 2 increasing by the first additional small vector effect All correspond to B phase current, sign (Δ U with vector effect in reductionneut) it is mid-point voltage symbol.The implication of formula (6) is in basis Point voltage symbol and vector action characteristic obtain alignment voltage control capability e during different operating mode effect, and control ability e comprises e1、e2And e3, e1Corresponding operating mode 1, e2Corresponding operating mode 2, e3Corresponding operating mode 3.Wherein control ability e the maximum centering point voltage controls Ability is the strongest, for adjusting the optimum condition of mid-point voltage.
The present invention comprises the following steps that:
Step 1:Whole 360 degree of vector spaces of diode clamping tri-level inverter are divided according to angle, often 60 degree is a sector, is divided into 6 sectors, and numbering is followed successively by 1~6;60 degree of each sector space is carried out carefully according to angle again Point, front 30 degree of spaces are the 1st cell, and 30 degree of spaces are the 2nd cell afterwards.Whole vector space is divided into 12 cells.According to inverse Becoming device needs output voltage UoαβIdentification sector and cell number.Concrete grammar:Inverter is needed with output voltage UoαβIn α axle and Beta -axis component UαAnd UβAsk for arc tangent and obtain vector space angle, θ, vector space angle, θ rounds up as sector divided by 60 Number;Remainder is the 1st cell less than 30 degree simultaneously, and remainder is the 2nd cell more than or equal to 30 degree.For example when vector space angle, θ is When 70 degree, round up as 2 divided by 60, sector number is 2, and remainder 10 is less than 30, cell id is 1.
Step 2:Output voltage U is needed according to inverteroαβPlace sector cell is numbered, and selects to participate in output voltage synthesis Basic space vector, described basic space vector comprises zero vector V0, transition small vector Vst, middle vector VmWith big vector Vl. Taking (11st) cell as a example, basic space vector comprises zero vector 111, transition small vector 211, middle vector 210 and big vector 200;
Step 3:Output voltage U is needed according to inverteroαβPlace sector cell is numbered, and is calculated according to formula (1) and formula (2) Zero vector V0, transition small vector Vst, middle vector Vm, big vector VlAction time, be designated as T respectively0、Tst、TmAnd Tl
Step 4:In order to realize mid-point voltage UneutBalance controls, and needs output voltage U according to inverteroαβPlace sector Cell number, will be with transition small vector VstLocus differ 120 degree of two negative small vectors as the first additional small vector Vsa1 Small vector V additional with secondsa2.Wherein, with basis vector in big vector VlVector V in common synthesismAdditional small vector life Entitled first additional small vector Vsa1, with the middle vector V in basis vectormJointly synthesize 0.5 times of big vector VlAdditional small vector It is named as the second additional small vector Vsa2.Taking (11st) cell as a example, 121 with big vector 200 can synthesize in vector 210, referred to as First additional small vector Vsa1, 112 can synthesize 0.5 times of big vector 200, the referred to as second additional small vector V with middle vector 210sa2.
Step 5:Output voltage U is needed according to inverteroαβPlace sector cell is numbered, with reference to transition small vector Vst, first Additional small vector Vsa1Small vector V additional with secondsa2Corresponding three-phase current IabcWith mid-point voltage UneutDeviation, according to formula (6) Calculate control ability e of 3 kinds of operating mode centering point voltages, control ability e comprises e1、e2And e3, e1Corresponding operating mode 1, e2Corresponding operating mode 2, e3Corresponding operating mode 3.Selection control ability e the maximum is optimized operation operating mode.
Step 6:The basic space vector being selected according to step 2, the additional small vector that step 4 selects, step 5 selects Excellent operating condition, each basis vector action time that step 3 calculates, substituting into formula (3), formula (4) or formula (5), to calculate each vector final Action time, generate on off sequence, control corresponding power electronic devices break-make, realize final voltage and control.
It is an advantage of the current invention that by the way of software optimization output voltage blended space vector action time, by two poles Pipe clamped three-level inverter output common mode voltage magnitude is reduced to 1/6 dc bus electricity by 1/3 original DC bus-bar voltage Pressure, realizes suppression powder inverter common-mode voltage output on the premise of not increasing device hardware cost, reduces common-mode voltage to other The harm of equipment.
Brief description
Fig. 1 diode clamping tri-level topology;
Fig. 2 three-level inverter space vector divides;
The additional small vector of Fig. 3 (11st) cell and other mutual compositive relation of vector;
Fig. 4 diode clamping tri-level powder inverter common-mode voltage suppression strategy block diagram.
Specific embodiment
Further illustrate the present invention below in conjunction with the drawings and specific embodiments.
Diode clamping tri-level inverter topology is as shown in Figure 1.Inverter gathers positive and negative DC bus-bar voltage, remembers respectively For UdcPAnd UdcN;Collection three-phase alternating current, is designated as Iabc, wherein A phase, B phase, C phase corresponding I respectivelya、IbAnd Ic;To positive direct-current Busbar voltage UdcPWith negative DC bus-bar voltage UdcNSummation, obtains DC bus-bar voltage Udc;Align busbar voltage UdcPWith negative direct current Busbar voltage UdcNMake the difference, obtain mid-point voltage deviation delta Uneut.
Inverter adopts vector control method, and in Fig. 1, vector control module output inverter shown in 10 needs output voltage Uoαβ.The present invention is as shown in Figure 4 for diode clamping tri-level powder inverter common-mode voltage suppressing method:
Step 1:By whole vector space, 360 degree are divided according to angle, and every 60 degree is a sector, is divided into 6 Sector, numbering is 1~6 according to this;60 degree of each sector space is finely divided according to angle again, and front 30 degree of spaces are the 1st cell, after 30 degree of spaces are the 2nd cell, and whole vector space is divided into 12 cells, as shown in Figure 2.Output voltage is needed according to inverter Uoαβ, identify sector and cell number, as shown in Fig. 4 110.Concrete grammar:To inverter output voltage UoαβIn α axle and β axle Component UαAnd UβAsk for arc tangent and obtain vector space angle, θ, vector space angle, θ rounds up as sector number divided by 60;With When remainder be the 1st cell less than 30 degree, remainder is the 2nd cell more than or equal to 30 degree.For example when vector space angle, θ is 70 degree When, asking whole upwards is 2, and sector number is 2, and remainder 10 is less than 30, and cell id is 1.
Step 2:According to 110 parts in Fig. 4, output voltage U is needed according to inverteroαβThe sector cell numbering of identification, choosing Select the basic space vector participating in output voltage synthesis, described basic space vector comprises zero vector V0, transition small vector Vst、 Middle vector VmWith big vector Vl, as shown in Fig. 4 120.Taking (11st) cell as a example, basic space vector comprise zero vector 111, Transition small vector 211, middle vector 210 and big vector 200;
Step 3:According to 110 parts in Fig. 4, output voltage U is needed according to inverteroαβThe sector cell numbering of identification, will DC voltage Udc, inverter need output voltage UoαβBring formula (1) (2) into and calculate zero vector V0, transition small vector Vst, middle arrow Amount VmWith big vector VlAction time, it is designated as T respectively0、Tst、TmAnd Tl, as shown in Fig. 4 150;
Step 4:In order to realize mid-point voltage UneutBalance controls, and needs to export according to inverter according to 110 parts in Fig. 4 Voltage UoαβThe sector cell numbering of identification, selects the first additional small vector Va1Small vector 2V additional with seconda2, 130 in such as Fig. 4 Shown.Wherein, in synthesizing together with the big vector in basis vector, the additional small vector of vector is named as the first additional small vector Va1, the additional small vector synthesizing 0.5 times of big vector together with the middle vector in basis vector is named as the second additional small vector Va2.Taking (11st) cell as a example, 121 with big vector 200 can synthesize in vector 210, the referred to as first additional small vector Vsa1, 112 0.5 times of big vector 200, the referred to as second additional small vector V can be synthesized with middle vector 210sa2, compositive relation is as shown in Figure 3.
Step 5:According to 110 parts in Fig. 4, output voltage U is needed according to inverteroαβThe sector cell numbering of identification, ginseng According to transition small vector Vst, the first additional small vector Va1Small vector V additional with seconda2Corresponding three-phase current IabcAnd mid-point voltage UneutDeviation, calculates control ability e of 3 kinds of operating mode centering point voltages according to formula (6), and control ability e comprises e1、e2And e3, e1Right Answer operating mode 1, e2Corresponding operating mode 2, e3Corresponding operating mode 3.Selection control ability e the maximum is optimized operation operating mode, as 140 institute in Fig. 4 Show.
Step 6:The basis vector being selected according to 120 parts in step 2, the additional little arrow that in step 4,130 parts select Amount, the optimized operation operating mode that in step 5,140 parts select, each basis vector action time that in step 3,150 parts calculate, band Enter formula (3), (4) or (5) and calculate each vector final action time, produce on off sequence, control corresponding power electronic devices break-make, Realize the contravarianter voltage output needing, as shown in Fig. 4 160.

Claims (5)

1. a kind of diode clamping tri-level powder inverter common-mode voltage suppressing method it is characterised in that:Described method is by two poles The vector space of pipe clamped three-level inverter is divided into 6 sectors, and each sector is subdivided into 2 cells, is acted on according to small vector Shi Zhongdian electric current and corresponding phase current direction, small vector is divided into positive small vector and negative small vector, using without positive small vector PWM (NPSVPWM) Vector modulation strategy, removes positive small vector in the vector of output voltage synthesis, maintains mid-point voltage simultaneously Balance;The negative small vector participating in output voltage synthesis is divided into transition small vector, the first additional little arrow according to Vector modulation relation Amount and the second additional small vector, and when being acted on according to different small vectors, the control ability of centering point voltage derives that optimum operating condition selects Select standard, realize centering point voltage effective control.
2. diode clamping tri-level powder inverter common-mode voltage suppressing method according to claim 1 is it is characterised in that institute The step stating method is as follows:
Step 1, whole 360 degree of vector spaces of diode clamping tri-level inverter is divided according to angle, every 60 degree For a sector, it is divided into 6 sectors, numbering is followed successively by 1~6;60 degree of each sector space is finely divided according to angle again, front 30 degree of spaces are the 1st cell, and 30 degree of spaces are the 2nd cell afterwards;Whole vector space is divided into 12 cells;According to inverter need Want output voltage UoαβIdentification sector and cell number, specially:Inverter is needed with output voltage UoαβIn α axle and beta -axis component UαAnd UβAsk for arc tangent and obtain vector space angle, θ, vector space angle, θ, divided by 60, rounds up as sector number;Simultaneously Remainder is the 1st cell less than 30 degree, and remainder is the 2nd cell more than or equal to 30 degree;
Step 2, needs output voltage U according to inverteroαβPlace sector cell is numbered, and selects to participate in the base of output voltage synthesis Plinth space vector, described basic space vector comprises zero vector V0, transition small vector Vst, middle vector VmWith big vector Vl
Step 3, needs output voltage U according to inverteroαβPlace sector cell is numbered, and calculates zero vector V0, transition small vector Vst, middle vector Vm, big vector VlAction time, be designated as T respectively0、Tst、TmAnd Tl
Step 4, in order to realize mid-point voltage UneutBalance controls, and needs output voltage U according to inverteroαβPlace sector cell is compiled Number, will be with transition small vector VstLocus differ 120 degree of two negative small vectors as the first additional small vector Vsa1With second Additional small vector Vsa2;Wherein, with basis vector in big vector VlVector V in common synthesismAdditional small vector be named as One additional small vector Vsa1, with the middle vector V in basis vectormJointly synthesize 0.5 times of big vector VlAdditional small vector be named as Second additional small vector Vsa2
Step 5, needs output voltage U according to inverteroαβPlace sector cell is numbered, with reference to transition small vector Vst, first add Small vector Vsa1Small vector V additional with secondsa2Corresponding three-phase current IabcWith mid-point voltage UneutDeviation, calculates 3 kinds of operating modes pair Control ability e of mid-point voltage, control ability e comprises e1、e2And e3, wherein e1Corresponding operating mode1, e2Corresponding operating mode 2, e3Corresponding work Condition 3;Selection control ability e the maximum is optimized operation operating mode;
Step 6, the basic space vector being selected according to step 2, the additional small vector that step 4 selects, the optimum fortune that step 5 selects Row operating mode, each basis vector action time that step 3 calculates, substitutes into formula (3), formula (4) or formula (5) and calculates each vector and finally act on Time, generate on off sequence, control corresponding power electronic devices break-make, realize the output of inverter required voltage.
3. diode clamping tri-level powder inverter common-mode voltage suppressing method according to claim 2 is it is characterised in that institute State step 3 and calculate zero vector V0, transition small vector Vst, middle vector Vm, big vector VlAction time carry out according to below equation:
During 1 cell of each sector, each vector action time is as shown in formula (1):
T s t = T min T m = 2 cos ( 2 n + 1 ) π 6 U α + 2 sin ( 2 n + 1 ) π 6 U β T l = - 3 2 cos ( n + 1 ) π 3 U α - 3 2 sin ( n + 1 ) π 3 U β - T min 2 T 0 = - 1 2 cos ( 2 n - 1 ) π 6 U α - 1 2 sin ( 2 n - 1 ) π 6 U β - T min 2 + 1 - - - ( 1 )
During 2 cell of each sector, each vector action time is as shown in formula (2):
T s t = T min T m = 2 cos ( 2 n - 3 ) π 6 U α + 2 sin ( 2 n - 3 ) π 6 U β T l = 3 2 cos ( n + 1 ) π 3 U α + 3 2 sin ( n + 1 ) π 3 U β - T min 2 T 0 = - 1 2 cos ( 2 n - 1 ) π 6 U α - 1 2 sin ( 2 n - 1 ) π 6 U β - T min 2 + 1 - - - ( 2 )
In formula, T0For zero vector V0Action time, TstFor transition small vector VstAction time, TmFor middle vector VmEffect Time, TlFor big vector VlAction time, n be sector number, TminFor the least action time of transition small vector distribution, VαAnd Vβ Being respectively inverter needs output voltage U0αβComponent in α axle and β axle.
4. diode clamping tri-level powder inverter common-mode voltage suppressing method according to claim 2 it is characterised in that:Institute The step 5 stated calculates control ability e of three kinds of operating mode centering point voltages, and control ability e comprises e1、e2And e3, wherein e1Corresponding work Condition 1, e2Corresponding operating mode 2, e3Corresponding operating mode 3;The method selecting control ability e the maximum to be optimized operation operating mode is as follows;
According to transition small vector Vst, the first additional small vector Vsa1Small vector V additional with secondsa2Effect corresponding midpoint current symbol With mid-point voltage adjustment direction, the control of centering point voltage is divided into 3 kinds of operating modes;
Operating mode 1:Transition small vector effect corresponding midpoint current symbol meets mid-point voltage and controls requirement, and adjustment transition small vector is made Use time control mid-point voltage;
Operating mode 2:First additional small vector effect corresponding current symbol meets mid-point voltage and controls requirement, increases by first and adds little arrow Amount participates in output voltage synthesis;
Operating mode 3:Second additional small vector effect corresponding current symbol meets mid-point voltage and controls requirement, increases by second and adds little arrow Amount participates in output voltage synthesis;
When acting in conjunction with different operating modes, the adjustment characteristic of centering point voltage and zero vector time take relation, the different operating mode pair of definition The control ability of mid-point voltage is e, as shown in formula (6):
e 1 = 2 ( - i a ) * s i g n ( ΔU n e u t ) e 2 = ( - i b - i b ) * s i g n ( ΔU n e u t ) e 3 = ( - i c + i b ) * s i g n ( ΔU n e u t ) - - - ( 6 )
In formula (6), e1、e2、e3It is respectively operating mode 1, operating mode 2, the control ability of operating mode 3 centering point voltage, wherein operating mode 1 centering Control ability e of point voltage12 multiplying factors are taken to be because that operating mode 1 is operating mode 2 or operating mode 3 to zero vector holding timeOperating mode 2 Control ability e of centering point voltage2Two electric current i of middle appearancebIt is because during operating mode 2 increasing by the first additional small vector effect and subtract Little middle vector effect all corresponds to B phase current, sign (Δ Uneut) it is mid-point voltage symbol;The implication of formula (6) is according to midpoint electricity Pressure symbol and vector action characteristic obtain alignment voltage control capability e, wherein e during different operating mode effect1Corresponding operating mode 1, e2Right Answer operating mode 2, e3Corresponding operating mode 3;Control ability e the maximum alignment voltage control capability is the strongest, for controlling mid-point voltage Good operating mode.
5. diode clamping tri-level powder inverter common-mode voltage suppressing method according to claim 2 it is characterised in that:Institute The method that the step 6 stated calculates each vector final action time is as follows:
The basic space vector being selected according to step 2, the additional small vector that step 4 selects, the optimized operation work that step 5 selects Condition, each basis vector action time that step 3 calculates, substitutes into formula (3), formula (4) or formula (5), when calculating each vector and finally acting on Between;
When controlling mid-point voltage using transition small vector, each vector final action time is as shown in formula (3):
T s a , = 0 T 0 , = T 0 - 1 2 K ( T 0 - T min ) T s t , = T s t + K ( T 0 - T min ) T m , = T m T l , = T l - 1 2 K ( T 0 - T min ) - - - ( 3 )
When controlling mid-point voltage using the first additional small vector, each vector final action time is as shown in formula (4):
T s a , = K ( T 0 - T min ) T 0 , = T 0 - K ( T 0 - T min ) T s t , = T s t T m , = T m - K ( T 0 - T min ) T l , = T l + K ( T 0 - T min ) - - - ( 4 )
When controlling mid-point voltage using the second additional small vector, each vector final action time is as shown in formula (5):
T s a , = 2 3 K ( T 0 - T min ) T 0 , = T 0 - K ( T 0 - T min ) T s t , = T s t T m , = T m + 2 3 K ( T 0 - T min ) T l , = T s - 1 3 K ( T 0 - T min ) - - - ( 5 )
In formula (3), formula (4), formula (5), Tsa’、T0’、Tst’、Tm’、Tl' be respectively consider additional little after neutral-point voltage balance Vector Vsa, zero vector V0, transition small vector Vst, middle vector Vm, greatly swear VlMeasure add during final action time, wherein operating mode 2 little Vector VsaCorresponding first additional small vector Vsa1, additional small vector V during operating mode 3saCorresponding second additional small vector Vsa2;T0、Tst、 Tm、TlIt is respectively before adopting mid-point voltage to control by formula (1) or the calculated zero vector V of formula (2)0, transition small vector Vst, in Vector Vm, big vector VlAction time, TminThe least action time distributed for transition small vector, K is according to mid-point voltage deviation PI closed loop adjusts output.
CN201610927655.2A 2016-10-24 2016-10-24 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method Expired - Fee Related CN106411168B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610927655.2A CN106411168B (en) 2016-10-24 2016-10-24 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610927655.2A CN106411168B (en) 2016-10-24 2016-10-24 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method

Publications (2)

Publication Number Publication Date
CN106411168A true CN106411168A (en) 2017-02-15
CN106411168B CN106411168B (en) 2019-01-01

Family

ID=58012514

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610927655.2A Expired - Fee Related CN106411168B (en) 2016-10-24 2016-10-24 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method

Country Status (1)

Country Link
CN (1) CN106411168B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106803725A (en) * 2016-11-25 2017-06-06 科诺伟业风能设备(北京)有限公司 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method
CN108712101A (en) * 2018-06-08 2018-10-26 哈尔滨工程大学 A kind of suppressing method of three-phase four-leg inverter output midpoint voltage-to-ground cyclic swing peculiar to vessel
CN109217701A (en) * 2018-10-22 2019-01-15 山东大学 Three-level rectifier common-mode voltage inhibits PWM method, modulator and system
CN111541358A (en) * 2020-03-25 2020-08-14 西安电子科技大学 Variable frequency switch sequence control method, system, storage medium, device and application

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103138619A (en) * 2011-12-01 2013-06-05 苏州欧姆尼克新能源科技有限公司 Zero-sequence component injection restraining neutral-point potential fluctuation method for three-phase three-level photovoltaic grid-connected inverter
CN104038091A (en) * 2014-07-04 2014-09-10 国家电网公司 Three-level converter direct-current side neutral-point voltage balance control method based on SVPWM
CN104158429A (en) * 2014-08-27 2014-11-19 阳光电源股份有限公司 Three-level photovoltaic inverter pulse width modulation method and modulator
CN105305791A (en) * 2015-12-01 2016-02-03 安徽大学 Three-level SHEPWM method of inhibiting common mode voltages
CN105703634A (en) * 2016-03-11 2016-06-22 中南大学 Balance control method for midpoint potential of three-level converter

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103138619A (en) * 2011-12-01 2013-06-05 苏州欧姆尼克新能源科技有限公司 Zero-sequence component injection restraining neutral-point potential fluctuation method for three-phase three-level photovoltaic grid-connected inverter
CN104038091A (en) * 2014-07-04 2014-09-10 国家电网公司 Three-level converter direct-current side neutral-point voltage balance control method based on SVPWM
CN104158429A (en) * 2014-08-27 2014-11-19 阳光电源股份有限公司 Three-level photovoltaic inverter pulse width modulation method and modulator
CN105305791A (en) * 2015-12-01 2016-02-03 安徽大学 Three-level SHEPWM method of inhibiting common mode voltages
CN105703634A (en) * 2016-03-11 2016-06-22 中南大学 Balance control method for midpoint potential of three-level converter

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106803725A (en) * 2016-11-25 2017-06-06 科诺伟业风能设备(北京)有限公司 A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method
CN108712101A (en) * 2018-06-08 2018-10-26 哈尔滨工程大学 A kind of suppressing method of three-phase four-leg inverter output midpoint voltage-to-ground cyclic swing peculiar to vessel
CN108712101B (en) * 2018-06-08 2020-07-28 哈尔滨工程大学 Method for inhibiting periodic fluctuation of point-to-ground voltage in output of marine three-phase four-leg inverter
CN109217701A (en) * 2018-10-22 2019-01-15 山东大学 Three-level rectifier common-mode voltage inhibits PWM method, modulator and system
CN111541358A (en) * 2020-03-25 2020-08-14 西安电子科技大学 Variable frequency switch sequence control method, system, storage medium, device and application

Also Published As

Publication number Publication date
CN106411168B (en) 2019-01-01

Similar Documents

Publication Publication Date Title
Sajadi et al. Selective harmonic elimination technique with control of capacitive DC-link voltages in an asymmetric cascaded H-bridge inverter for STATCOM application
Dahidah et al. A review of multilevel selective harmonic elimination PWM: formulations, solving algorithms, implementation and applications
Zhang et al. Space vector modulation method for simultaneous common mode voltage and circulating current reduction in parallel three-level inverters
CN101951178B (en) Method used for balancing three phases of direct current side voltages of chain power regulating device
Wang et al. Topologies and control strategies of cascaded bridgeless multilevel rectifiers
CN106411168A (en) Diode clamp three-level inverter common-mode voltage suppression method
GHolinezhad et al. Application of cascaded H-bridge multilevel inverter in DTC-SVM based induction motor drive
Ezhilarasan et al. An empirical survey of topologies, evolution, and current developments in multilevel inverters
Gholinezhad et al. Analysis of cascaded H-bridge multilevel inverter in DTC-SVM induction motor drive for FCEV
Jakka et al. A triple port active bridge converter based multi-fed power electronic transformer
Mangaraj et al. Performance Evaluation of BB-QZSI-Based DSTATCOMUnder Dynamic Load Condition
Verdugo et al. Energy balancing with wide range of operation in the isolated multi-modular converter
CN107196542A (en) A kind of selective harmonic elimination pulsewidth modulation becomes mode control method and its device
CN111030483A (en) Power electronic transformer and control method
Saxena et al. Wind-PV based microgrid assisted EV charging infrastructure control
Sahoo et al. Neutral Clamped Three-level Inverter based Fractional Order Filter Design for Power Quality Advancement
Liu et al. Improved space vector modulation strategy for AC-DC matrix converters
Monteiro et al. Cascaded multilevel rectifiers for open-end winding PMSM
Mademlis et al. Dc link voltage balancing technique utilizing space vector control in sic-based five-level back-to-back-connected npc converters
CN106803725A (en) A kind of diode clamping tri-level powder inverter common-mode voltage suppressing method
Kumar et al. Power quality improvements in grid connected PV system using novel optimization technique
CN113890445A (en) Optimized modulation method for three-level converter system of two-phase group alternating current permanent magnet motor
CN103595283B (en) Based on the NPC three-level converter direct power control method of vector influence table
Wong et al. Voltage Balance Control of Cascaded H-Bridge Rectifier-Based Solid-State Transformer with Vector Refactoring Technology in αβ Frame
Park et al. Synchronous Carrier-based Pulse Width Modulation Switching Method for Vienna Rectifier

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20181012

Address after: 100083 Haidian District, Beijing Wang Zhuang Road 1 Tsinghua Tongfang square B block 23

Applicant after: CORONA WIND ENERGY EQUIPMENT (BEIJING) Co.,Ltd.

Applicant after: BAODING CORONA CONTROL EQUIPMENT Co.,Ltd.

Applicant after: BEIJING CORONA SCIENCE & TECHNOLOGY Co.,Ltd.

Address before: 100083 Haidian District, Beijing Wang Zhuang Road 1 Tsinghua Tongfang square B block 23

Applicant before: CORONA WIND ENERGY EQUIPMENT (BEIJING) Co.,Ltd.

Applicant before: BAODING CORONA CONTROL EQUIPMENT Co.,Ltd.

GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20190101

Termination date: 20211024