CN106341130B - Digital analog converter - Google Patents
Digital analog converter Download PDFInfo
- Publication number
- CN106341130B CN106341130B CN201610771608.3A CN201610771608A CN106341130B CN 106341130 B CN106341130 B CN 106341130B CN 201610771608 A CN201610771608 A CN 201610771608A CN 106341130 B CN106341130 B CN 106341130B
- Authority
- CN
- China
- Prior art keywords
- level
- order
- resistance
- univoltage
- selector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
- H03M1/08—Continuously compensating for, or preventing, undesired influence of physical parameters of noise
- H03M1/0845—Continuously compensating for, or preventing, undesired influence of physical parameters of noise of power supply variations, e.g. ripple
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/66—Digital/analogue converters
- H03M1/72—Sequential conversion in series-connected stages
Abstract
The present invention provides a kind of digital analog converter, for the digital signal of input to be converted to analog signal, wherein, the digital analog converter includes at least: first order resistance string structure, it includes at least the multiple first order resistance being connected in series and multiple switch, the first order resistance and switch gap arrangement；Decoder is connect with the first order resistance string structure；First univoltage selector is connect with the first order resistance string structure；Second univoltage selector is connect with the first order resistance string structure；Second level resistance string structure is connect with the first univoltage selector, the second univoltage selector respectively, includes at least the multiple second level resistance being connected in series；Third univoltage selector is connect with the second level resistance string structure.The configuration of the present invention is simple, low in energy consumption, area is small, and has high-precision；Compared with prior art, area and power consumption are reduced, error is greatly reduced.
Description
Technical field
The present invention relates to technical field of integrated circuits, more particularly to a kind of digital analog converter.
Background technique
What the true world was made of analog quantity, digital analog converter (Digital-to-Analog Converter,
It DAC) is most important component part in hybrid digital-analog integrated circuit, its effect converts digital signals into real world
Analog signal.DAC is essential as the interface device of number and simulation, more and more applied in signal acquisition and
In processing, digital communication, Automatic Detection and Control and multimedia technology.The performance (area, power consumption, precision, speed etc.) of DAC is straight
Connect the quality and performance for influencing whole system.
Traditional DAC structure be single-stage resistance string DAC (Resistor-string DAC), abbreviation RDAC, as shown in Figure 1,
Input signal selects corresponding reference voltage by controlling n voltage-selected switch arrays from global resistance string, realizes number
For signal to the conversion of analog signal, the advantages of RDAC is that structure is simple and monotonicity is good, but with the raising of precision, voltage
Select the number of switches of switch arrays in exponential increase, chip area also sharply increases therewith, therefore the DAC of this structure is uncomfortable
For high-precision applications occasion.
To solve the above-mentioned problems, the DAC of some two-level configurations is suggested, as Fig. 2 (a) show one kind typical two
DAC divide for two-stage by grade resistance string DAC, this structure, and the usual first order is selected using use overall situation resistance string structure by voltage
It selects device and selects two adjacent voltages from global resistance string, then the second level divides obtain the first order two by resistance string
A neighboring voltage is accurately divided, and final analog voltage is obtained；Wherein, electric to the first order in order to reduce second level resistance string
The load effect of string is hindered, which is inserted into two unity gain buffers between two-stage resistance string.In addition, document " A 10-
bit resistor-floating-resistor-string DAC(RFR-DAC)for high color-depth LCD
Driver ICs " (C.-W.Lu, P.-Y.Yin, C.-M.Hsiao, M.-C.F.Chang and Y.-S.Lin etc., IEEE
J.Solid-State Circuits, vol.47, no.10, pp.2454-2466, Oct.2012) in propose one kind
Resistor-floating-resistor-string DAC (RFR-DAC), as shown in Fig. 2 (b), which also uses two-stage electric
String structure is hindered, the first order realizes the selection of neighboring voltage, and accurate partial pressure is realized by resistance string in the second level, not with Fig. 2 (a) structure
With structure DAC is inserted into two an equal amount of current sources in the upper and lower ends of second level resistance string, so that the second level is electric
All nodes of resistance string all show high-impedance behavior, thus greatly reduce the load effect of second level resistance string, improve
The precision of DAC.
Above two two-stage resistance string DAC reduces chip area compared with traditional single stage resistance string DAC, but there is also
Some shortcomings, as delaying in two-stage DAC shown in Fig. 2 (a) due to inserting two unit gains among two-stage resistance string
Device is rushed, so that circuit power consumption increases, simultaneously as process mismatch, unity gain buffer can have offset error, so that
DAC also generates error；For the two-level configuration DAC in Fig. 2 (b), above-mentioned document during specific implementation, adopt by two current sources
It is the current-mirror structure current source of metal-oxide-semiconductor composition, since there are channel-length modulation, two electric currents for metal-oxide-semiconductor
The size in source will receive the influence of first order resistance string output voltage, so that the precision of structure two-stage resistance string DAC reduces.
Therefore traditional single stage resistance string DAC is improved with precision, area index increases, and is not suitable for high-precision and answers
With.Compared with single-stage resistance string DAC, although the area of the two-stage resistance string DAC of same precision is substantially reduced, but two-level configuration
It will affect DAC's in DAC in order to reduce the isolation circuit that second level resistance string introduces the load effect of first order resistance string
Precision.Therefore, how DAC structure is advanced optimized, it is made to improve precision as far as possible while reducing area, be urgently to solve
Certainly the problem of.
Summary of the invention
In view of the foregoing deficiencies of prior art, the purpose of the present invention is to provide a kind of digital analog converters, for solving
Certainly single-stage resistance string DAC is improved with precision in the prior art, and area index increases, and is not suitable for high-precision applications and two
Grade resistance string DAC will affect to reduce the isolation circuit that second level resistance string introduces the load effect of first order resistance string
The problem of precision of DAC.
In order to achieve the above objects and other related objects, the present invention provides a kind of digital analog converter, the number for will input
Word signal is converted to analog signal, wherein the digital analog converter includes at least:
First order resistance string structure, includes at least the multiple first order resistance being connected in series and multiple switch, and described the
Stage resistive and switch gap arrangement；
Decoder is connect with the first order resistance string structure, for being controlled based on the high-order of input digital signal,
Multiple control signal is exported, to control the opening and closing respectively switched in the first order resistance string structure；
First univoltage selector is connect with the first order resistance string structure, for being based on the input digital signal
High-order control, first order output voltage is selected from the first order resistance string structure；
Second univoltage selector is connect with the first order resistance string structure, for being based on the input digital signal
High-order control, select the second level output adjacent with the first order output voltage electric from the first order resistance string structure
Pressure；
Second level resistance string structure is connect with the first univoltage selector, the second univoltage selector respectively,
It includes at least the multiple second level resistance being connected in series, for the first order output voltage and the second level to be exported electricity
Pressure is accurately divided；
Third univoltage selector is connect with the second level resistance string structure, for being based on the input digital signal
Low level control, select output voltage from the second level resistance string structure, as the digital analog converter output simulate
Voltage.
Preferably, the input digital signal is n, and the low level of the input digital signal is m, the input number
A high position for signal is n-m, and the first order resistance and the switch are 2n-mA, the second level resistance is 2mIt is a and full
The following formula of foot:
Wherein, RmainFor the resistance value of the first order resistance, RminorFor the resistance value of the second level resistance, n is greater than 1
Natural number, m are the natural number less than n.
Preferably, the decoder has 2n-mA control signal output, for exporting 2n-mA control signal, institute
State the 2 of decodern-mA control signal output and 2n-mA switch connects one to one.
Preferably, the 2 of the decoder outputn-mA control signal control theA switch is beaten
It opens, remaining described switch is closed；Wherein, bi+mFor the i-th+m signal of the input digital signal.
Preferably, in the first order resistance string structure, one end of the 1st switch connects high reference level, separately
One end connects the 1st first order resistance, and the 2ndn-mOne end connection the 2nd of a first order resistancen-mA switch, separately
One end connects low reference level, remaining described first order resistance and remaining described switch string in a manner of being spaced apart from each other one by one
Connection connection.
Preferably, the first univoltage selector and the second univoltage selector all have 2n-mA reference level
Input terminal and a reference level output end, the 2 of the first univoltage selectorn-mA reference level input terminal corresponds
It is connected to 2n-mThe high-voltage end of a switch, the 2 of the second univoltage selectorn-mA reference level input terminal corresponds
It is connected to 2n-mThe low-pressure end of a first order resistance, the reference level output end of the first univoltage selector is for defeated
The reference level output end of the first order output voltage out, the second univoltage selector is defeated for exporting the second level
Voltage out, the voltage value of the first order output voltage are greater than the voltage value of the second level output voltage, and meet following public
Formula:
Wherein, VHFor the voltage value of the first order output voltage, VLFor the voltage value of the second level output voltage,
VREFHFor the high reference level, VREFLFor the low reference level, bi+mFor the i-th+m signal of the input digital signal.
Preferably, in the second level resistance string structure, 2mA second level resistance is sequentially connected in series；Wherein,
1st second level resistance is also connected with the first order output voltage, and the 2ndmA second level resistance is also connected with described
Second level output voltage.
Preferably, the third univoltage selector has 2mA reference level input terminal and a reference level output
End, the 2 of the third univoltage selectormA reference level input terminal connects one to one 2mA second level resistance
Low-pressure end, the reference level output end of the third univoltage selector are used to export the output simulation electricity of the digital analog converter
Pressure, and meet following formula:
Wherein, VOUTFor the output analog voltage of the digital analog converter, VHFor the voltage of the first order output voltage
Value, VLFor the voltage value of the second level output voltage, VREFHFor the high reference level, VREFLFor the low reference level, bi
For the i-th bit signal of the input digital signal.
Preferably, the first univoltage selector, the second univoltage selector and third univoltage selection
Device is the univoltage selection switch arrays of tree-like, fully decoded, two-dimension addressing or three-dimensional addressing form.
Preferably, the decoder is the switch arrays decoder of tree-like, two-dimension addressing or three-dimensional addressing form.
As described above, digital analog converter of the invention, has the advantages that the configuration of the present invention is simple, low in energy consumption, face
Product is small, and has high-precision.Specifically, compared with traditional two-stage resistance string DAC of the prior art, the tradition two of the prior art
Grade resistance string DAC needs to increase by two unity gain buffers between two-stage resistance string, thus to eliminate second level resistance string
To the load effect of first order resistance string, this aspect increases power consumption and area, and on the other hand most importantly unit gain is slow
The offset voltage for rushing device can introduce error for digital analog converter；And the present invention only need to increase by a system in first order resistance string structure
Column switch and the decoder for controlling these switches, so that second level resistance string structure and first order resistance string structure are with input
Digital signal is not in different series connections together, and the electric current of first order resistance string structure is allowed to flow through second level resistance string knot
Structure reduces area and power consumption to eliminate the unity gain buffer between two-stage resistance string, greatly reduces error.
In addition, another resistance string DAC of the prior art is needed in second level electricity compared with another resistance string DAC of the prior art
Increase by two current-mirror structure current sources being made of metal-oxide-semiconductor in resistance string, since metal-oxide-semiconductor is there are channel-length modulation, because
The size of this two current sources will receive the influence of first order resistance string output voltage, cause two-stage resistance string DAC final
Output analog voltage is also affected, so that the precision of two-stage resistance string DAC reduces；And the invention enables second level electricity
Series connection can be formed with first order resistance string structure by hindering string structure, and the electric current of first order resistance string structure is allowed to flow through second
Grade resistance string structure avoids final output simulation electricity to eliminate two current sources of increase in the resistance string of the second level
Pressure is affected, and ensure that the high-precision of digital analog converter.
Detailed description of the invention
Fig. 1 is shown as the structural schematic diagram of present invention single-stage resistance string DAC in the prior art.
Fig. 2 (a) is shown as a kind of present invention structural schematic diagram of two-stage resistance string DAC in the prior art.
Fig. 2 (b) is shown as the structural schematic diagram of the present invention another two-stage resistance string DAC in the prior art.
Fig. 3 is shown as the structural schematic diagram of the digital analog converter of first embodiment of the invention and second embodiment.
Fig. 4 is shown as the schematic illustration of the digital analog converter of second embodiment of the invention.
Fig. 5 is shown as the transmission curve emulation schematic diagram of the digital analog converter of second embodiment of the invention.
Fig. 6 is shown as the integral nonlinearity curve emulation schematic diagram of the digital analog converter of second embodiment of the invention.
Fig. 7 is shown as the differential nonlinearity curve emulation schematic diagram of the digital analog converter of second embodiment of the invention.
Component label instructions
1 first order resistance string structure
2 decoders
3 first univoltage selectors
4 second univoltage selectors
5 second level resistance string structures
6 third univoltage selectors
Specific embodiment
Illustrate embodiments of the present invention below by way of specific specific example, those skilled in the art can be by this specification
Other advantages and efficacy of the present invention can be easily understood for disclosed content.The present invention can also pass through in addition different specific realities
The mode of applying is embodied or practiced, the various details in this specification can also based on different viewpoints and application, without departing from
Various modifications or alterations are carried out under spirit of the invention.
Referring to Fig. 3, first embodiment of the invention is related to a kind of digital analog converter, the digital signal for that will input turns
It is changed to analog signal.It should be noted that illustrating the base that only the invention is illustrated in a schematic way provided in present embodiment
This conception, only shown in schema then with related component in the present invention rather than component count, shape when according to actual implementation and
Size is drawn, when actual implementation kenel, quantity and the ratio of each component can arbitrarily change for one kind, and its assembly layout type
State may also be increasingly complex.
As shown in figure 3, the digital analog converter of present embodiment includes at least:
First order resistance string structure 1, includes at least the multiple first order resistance and multiple switch S being connected in series, and first
Grade resistance and switch gap arrangement.The resistance value of multiple first order resistance is all the same, is Rmain。
Decoder 2 is connect with first order resistance string structure 1, for the high-order control based on input digital signal, is exported more
A control signal, to control the opening and closing respectively switched in first order resistance string structure 1.
First univoltage selector 3 is connect with first order resistance string structure 1, for the high position based on input digital signal
Control selects first order output voltage from first order resistance string structure 1.
Second univoltage selector 4 is connect with first order resistance string structure 1, for the high position based on input digital signal
Control selects the second level output voltage adjacent with first order output voltage from first order resistance string structure.
Second level resistance string structure 5 is connect with the first univoltage selector 3, the second univoltage selector 4 respectively, until
Few multiple second level resistance including being connected in series, for accurately being divided first order output voltage and second level output voltage
Pressure.The resistance value of multiple second level resistance is all the same, is Rminor。
Third univoltage selector 6 is connect with second level resistance string structure 5, for the low level based on input digital signal
Control, selects output voltage from second level resistance string structure 5, the output analog voltage as digital analog converter.
Wherein, input digital signal is n, is expressed as bn-1~b0, the low level for inputting digital signal is m, is expressed as
bm-1~b0, the high position for inputting digital signal is n-m, is expressed as bn-1~bm.The digital analog converter of present embodiment has two-stage
Circuit.First order circuit is mainly by first order resistance string structure 1, decoder 2, the first univoltage selector 3 and the second univoltage
Selector 4 is constituted, and first order circuit is by the position height (n-m) signal, the i.e. b of input digital signaln-1~bmControl, that is to say, that
Decoder 2, the first univoltage selector 3 and the second univoltage selector 4 by input digital signal the position height (n-m) signal,
That is bn-1~bmControl.Second level circuit is mainly made of second level resistance string structure 5 and third univoltage selector 6, and second
Grade circuit by input digital signal low m signals, i.e. bm-1~b0Control, that is to say, that third univoltage selector 6 is by defeated
Enter low m signals, the i.e. b of digital signalm-1~b0Control.
In addition, in the present embodiment, the first univoltage selector 3 can be tree-like switch arrays, fully decoded switch arrays
Any type of univoltages such as column, two-dimension addressing switch arrays or three-dimensional search switch array select switch arrays.Likewise,
Second voltage selector 4 can be tree-like switch arrays, fully decoded switch arrays, two-dimension addressing switch arrays or three-dimensional addressing
Any type of univoltage such as switch arrays selects switch arrays.Decoder 2 can for tree-like switch arrays decoder, two dimension or
Any type of decoder circuits such as person's three-dimensional search switch array decoder.
Therefore, the digital analog converter of present embodiment, by increase in first order resistance string structure it is a series of switch with
And the decoder of these switches is controlled, so that second level resistance string structure and first order resistance string structure form concatenated relationship,
The electric current of first order resistance string structure is allowed to flow through second level resistance string structure, so as to avoid traditional digital analog converter two is located at
Offset error caused by unity gain buffer between grade resistance string, reduces area and power consumption, greatly reduces error.
Fig. 3~Fig. 7 is please referred to, second embodiment of the invention is related to a kind of digital analog converter, present embodiment and this hair
Bright first embodiment is roughly the same, and difference place is:
As shown in figure 3, in the present embodiment, first order resistance and switch are 2n-mA, second level resistance is 2mIt is a,
And meet following formula:
Wherein, RmainFor the resistance value of first order resistance, RminorFor the resistance value of second level resistance, n is the natural number greater than 1, m
For the natural number less than n, 2n-mA switch is expressed as S_0~S_2n-m-1。
In addition, decoder 2 has 2n-mA control signal output, for exporting 2n-mA control signal, the 2 of decoder 2n -mA control signal output and 2n-mA switch S_0~S_2n-m- 1 connects one to one.
In addition, as shown in figure 4, the 2 of the output of decoder 2n-mA control signal control theA switch S_It opens, remaining switch is closed；Wherein, bi+mFor the i-th+m signal for inputting digital signal.
In addition, one end of the 1st switch S_0 connects high reference level V in first order resistance string structure 1REFH, another
The 1st first order resistance of end connection, the 2ndn-mOne end connection the 2nd of a first order resistancen-mA switch S_2n-m- 1, the other end connects
Meet low reference level VREFL, remaining first order resistance and remaining switch are connected in series in a manner of being spaced apart from each other one by one.
In addition, the first univoltage selector 3 and the second univoltage selector 4 all have 2n-mA reference level input terminal and
One reference level output end, the 2 of the first univoltage selector 3n-mA reference level input terminal connects one to one 2n-mIt is a
Switch S_0~S_2n-m- 1 high-voltage end, the 2 of the second univoltage selector 4n-mA reference level input terminal connects one to one
2n-mThe low-pressure end of a first order resistance, the reference level output end of the first univoltage selector 3 is for exporting first order output electricity
Pressure, the reference level output end of the second univoltage selector 4 is for exporting second level output voltage, the electricity of first order output voltage
Pressure value is greater than the voltage value of second level output voltage, and meets following formula:
Wherein, VHFor the voltage value of first order output voltage, VLFor the voltage value of second level output voltage, VREFHFor senior staff officer
Examine level, VREFLFor low reference level, bi+mFor the i-th+m signal for inputting digital signal.
Specifically, first order resistance string structure 1 is by 2 by taking the structure of first order circuit in Fig. 3 as an examplen-mA resistance value is
RmainFirst order resistance and 2n-mA switch S_0~S_2n-m- 1 is composed in series, and the one end switch S_0 connects high reference level VREFH,
The other end connects the upper end for being located at the first order resistance on top in first order resistance string structure 1, position in first order resistance string structure 1
Low reference level V is connected in the lower end of the first order resistance of bottom endREFL, upper end connection switch S_2n-m- 1 lower end, rest switch
It is sequentially inserted between adjacent first order resistance.Decoder 2 is by input position height (n-m) of digital signal, i.e. bn-1-bmControl,
Output 2n-mA control Signal-controlled switch S_0~S_2n-m- 1 opening and closing.First univoltage selector 3 and second single electricity
Press selector 4 by input position height (n-m) of digital signal, i.e. bn-1-bmControl, is selected from first order resistance string structure 1 respectively
Two neighboring voltages, i.e. first order output voltage and second level output voltage are selected, voltage value is respectively VHAnd VL, and VH> VL.The
One univoltage selector 3 and the second univoltage selector 4 include 2n-mA reference level input terminal, wherein output is VH?
The reference level input terminal of one univoltage selector 3 is connected to switch S_0~S_2 in turnn-m- 1 upper end exports as VL?
It is R that the reference level input terminal of two univoltage selectors 4, which is connected to resistance value in turn,mainFirst order resistance lower end.The first order
The V exported in circuitH、VLIt is used for second level circuit.
In addition, in second level resistance string structure 5,2mA second level resistance is sequentially connected in series；Wherein, the 1st second
Grade resistance is also connected with first order output voltage, and the 2ndmA second level resistance is also connected with second level output voltage.
Also, third univoltage selector 6 has 2mA reference level input terminal and a reference level output end, third
The 2 of univoltage selectormA reference level input terminal connects one to one 2mThe low-pressure end of a second level resistance, third list electricity
The reference level output end of pressure selector 6 is used to export the output analog voltage of digital analog converter, and meets following formula:
Wherein, VOUTFor the output analog voltage of digital analog converter, VHFor the voltage value of first order output voltage, VLIt is second
The voltage value of grade output voltage, VREFHFor high reference level, VREFLFor low reference level, biFor the i-th bit letter for inputting digital signal
Number.
Specifically, second level resistance string structure 5 is by 2 by taking the structure of second level circuit in Fig. 3 as an examplemA resistance value is
RminorSecond level resistance be composed in series, andPositioned at the second level electricity on top in second level resistance string structure 5
The upper end of resistance and the voltage V of first order circuit outputHIt connects, the second level resistance of bottom end is located in second level resistance string structure 5
Lower end and first order circuit output voltage VLConnection.Third univoltage selector 6 by input low m of digital signal, i.e.
bm-1-b0Control, the third univoltage selector 6 include 2mA reference level input terminal is sequentially connected to second level resistance string knot
Each resistance value is R in structure 5minorSecond level resistance bottom end, output be expressed as VOUT, i.e. the final output mould of D/A converting circuit
Quasi- voltage.
The working principle of the digital analog converter of present embodiment is as follows:
Digital analog converter receives n input digital signals, the position height (n-m), i.e. of decoder 2 by input digital signal
bn-1-bmControl, the 2 of outputn-mA control signal controls switch S_0~S_2 in first order resistance string structure 1n-m- 1 opens
Or it closes, and be directed to every group of input digital signal, switch S_0~S_2n-mOnly one switch is in the open state in -1, remaining
Switch is in close state, as shown in figure 4, the switch in first order resistance string structure 1It opens,
It is remaining to close the switch.At this point, the voltage V of first order circuit outputHAnd VLRespectively with the top and bottom end of second level resistance string structure 2
It is connected, therefore second level resistance string structure 5 is inserted into first order resistance string structure 1, second level resistance string structure 5 and first
Grade resistance string structure 1 forms concatenated relationship, and current direction is as shown by arrows, and then the available digital analog converter second level
The output voltage of third univoltage selector 6 in circuit, as shown in figure 4, VOUTAs input the electricity of simulation corresponding to digital signal
Pressure value, this completes the functions of digital-to-analogue conversion.
As an example, the 10-bit digital analog converter based on present embodiment is emulated.It is illustrated in figure 5 this
The simulation result of the transmission curve of 10-bit digital analog converter, wherein VREFHAnd VREFLRespectively 5V and 0V；As Fig. 6 and Fig. 7 distinguishes
For the integral nonlinearity of the 10-bit digital analog converter and the simulation curve of differential nonlinearity.These simulation results are further verified
The validity of present embodiment.
Therefore, the digital analog converter of present embodiment, second level resistance string structure and first order resistance string structure are with defeated
Enter digital signal is not in different series connections together, and the electric current of first order resistance string structure is allowed to flow through second level resistance string
Structure improves conversion accuracy, reduces area and power consumption, greatly reduces error.
It is not difficult to find that present embodiment is further improved embodiment on the basis of first embodiment, first implements
The relevant technical details mentioned in mode are still effective in the present embodiment, and in order to reduce repetition, which is not described herein again.Accordingly
Ground, the relevant technical details mentioned in present embodiment are also applicable in first embodiment.
In conclusion digital analog converter of the invention, has the advantages that the configuration of the present invention is simple, low in energy consumption, face
Product is small, and has high-precision.Specifically, compared with traditional two-stage resistance string DAC of the prior art, the tradition two of the prior art
Grade resistance string DAC needs to increase by two unity gain buffers between two-stage resistance string, thus to eliminate second level resistance string
To the load effect of first order resistance string, this aspect increases power consumption and area, and on the other hand most importantly unit gain is slow
The offset voltage for rushing device can introduce error for digital analog converter；And the present invention only need to increase by a system in first order resistance string structure
Column switch and the decoder for controlling these switches, so that second level resistance string structure and first order resistance string structure are with input
Digital signal is not in different series connections together, and the electric current of first order resistance string structure is allowed to flow through second level resistance string knot
Structure reduces area and power consumption to eliminate the unity gain buffer between two-stage resistance string, greatly reduces error.
In addition, another resistance string DAC of the prior art is needed in second level electricity compared with another resistance string DAC of the prior art
Increase by two current-mirror structure current sources being made of metal-oxide-semiconductor in resistance string, since metal-oxide-semiconductor is there are channel-length modulation, because
The size of this two current sources will receive the influence of first order resistance string output voltage, cause two-stage resistance string DAC final
Output analog voltage is also affected, so that the precision of two-stage resistance string DAC reduces；And the invention enables second level electricity
Series connection can be formed with first order resistance string structure by hindering string structure, and the electric current of first order resistance string structure is allowed to flow through second
Grade resistance string structure avoids final output simulation electricity to eliminate two current sources of increase in the resistance string of the second level
Pressure is affected, and ensure that the high-precision of digital analog converter.So the present invention effectively overcomes various shortcoming in the prior art
And has high industrial utilization value.
The principle of the present invention and its effect is only illustrated in above embodiment, and is not intended to limit the present invention.It is any
Those skilled in the art all without departing from the spirit and scope of the present invention, modifies above embodiment or is changed
Become.Therefore, such as those of ordinary skill in the art without departing from disclosed spirit and technical idea
Lower completed all equivalent modifications or change, should be covered by the claims of the present invention.
Claims (9)
1. a kind of digital analog converter, for the digital signal of input to be converted to analog signal, which is characterized in that the digital-to-analogue turns
Parallel operation includes at least:
First order resistance string structure includes at least the multiple first order resistance being connected in series and multiple switch, the first order
Resistance and switch gap arrangement；
Decoder is connect with the first order resistance string structure, for the high-order control based on the input digital signal, output
Multiple control signal, to control the opening and closing respectively switched in the first order resistance string structure；
First univoltage selector is connect with the first order resistance string structure, for the height based on the input digital signal
Position control, selects first order output voltage from the first order resistance string structure；
Second univoltage selector is connect with the first order resistance string structure, for the height based on the input digital signal
Position control, selects the second level output voltage adjacent with the first order output voltage from the first order resistance string structure；
Second level resistance string structure is connect with the first univoltage selector, the second univoltage selector respectively, until
Few multiple second level resistance including being connected in series, for by the first order output voltage and the second level output voltage into
The accurate partial pressure of row；
Third univoltage selector is connect with the second level resistance string structure, for based on the low of the input digital signal
Position control, selects output voltage from the second level resistance string structure, the output analog voltage as the digital analog converter；
The input digital signal is n, and the low level of the input digital signal is m, a high position for the input digital signal
It is n-m, the first order resistance and the switch are 2n-mA, the second level resistance is 2mIt is a, and meet following public
Formula:
Wherein, RmainFor the resistance value of the first order resistance, RminorFor the resistance value of the second level resistance, n is the nature greater than 1
Number, m are the natural number less than n.
2. digital analog converter according to claim 1, which is characterized in that the decoder has 2n-mA control signal is defeated
Outlet, for exporting 2n-mA control signal, the 2 of the decodern-mA control signal output and 2n-mA switch
It connects one to one.
3. digital analog converter according to claim 2, which is characterized in that the 2 of the decoder outputn-mA control
Signal control theA switch is opened, remaining described switch is closed；Wherein, bi+mFor the input number
I-th+m signal of signal.
4. digital analog converter according to claim 1, which is characterized in that in the first order resistance string structure, the 1st
One end of the switch connects high reference level, and the other end connects the 1st first order resistance, and the 2ndn-mA first order
One end connection the 2nd of resistancen-mA switch, the other end connect low reference level, remaining described first order resistance and remaining
The switch be connected in series in a manner of being spaced apart from each other one by one.
5. digital analog converter according to claim 4, which is characterized in that the first univoltage selector and described second
Univoltage selector all has 2n-mA reference level input terminal and a reference level output end, the first univoltage selection
The 2 of devicen-mA reference level input terminal connects one to one 2n-mThe high-voltage end of a switch, the second univoltage selection
The 2 of devicen-mA reference level input terminal connects one to one 2n-mThe low-pressure end of a first order resistance, described first single electricity
The reference level output end of pressure selector is for exporting the first order output voltage, the reference of the second univoltage selector
Level output end is greater than the second level for exporting the second level output voltage, the voltage value of the first order output voltage
The voltage value of output voltage, and meet following formula:
Wherein, VHFor the voltage value of the first order output voltage, VLFor the voltage value of the second level output voltage, VREFHFor
The high reference level, VREFLFor the low reference level, bi+mFor the i-th+m signal of the input digital signal.
6. digital analog converter according to claim 5, which is characterized in that in the second level resistance string structure, 2mA institute
Second level resistance is stated to be sequentially connected in series；Wherein, the 1st second level resistance is also connected with the first order output voltage, the
2mA second level resistance is also connected with the second level output voltage.
7. digital analog converter according to claim 6, which is characterized in that the third univoltage selector has 2mA ginseng
Examine level input and a reference level output end, the 2 of the third univoltage selectormA reference level input terminal is one by one
It is correspondingly connected with 2mThe low-pressure end of a second level resistance, the reference level output end of the third univoltage selector are used for
The output analog voltage of the digital analog converter is exported, and meets following formula:
Wherein, VOUT is the output analog voltage of the digital analog converter, VHFor the voltage value of the first order output voltage, VL
For the voltage value of the second level output voltage, VREFHFor the high reference level, VREFLFor the low reference level, biFor institute
State the i-th bit signal of input digital signal.
8. described in any item digital analog converters according to claim 1~7, which is characterized in that the first univoltage selector,
The second univoltage selector and the third univoltage selector are that tree-like, fully decoded, two-dimension addressing or three-dimensional are sought
The univoltage of location form selects switch arrays.
9. described in any item digital analog converters according to claim 1~7, which is characterized in that the decoder is tree-like, two-dimentional
The switch arrays decoder of addressing or three-dimensional addressing form.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610771608.3A CN106341130B (en) | 2016-08-30 | 2016-08-30 | Digital analog converter |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610771608.3A CN106341130B (en) | 2016-08-30 | 2016-08-30 | Digital analog converter |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN106341130A CN106341130A (en) | 2017-01-18 |
| CN106341130B true CN106341130B (en) | 2019-08-13 |
Family
ID=57823457
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610771608.3A Active CN106341130B (en) | 2016-08-30 | 2016-08-30 | Digital analog converter |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106341130B (en) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107342042B (en) * | 2017-07-04 | 2019-07-02 | 京东方科技集团股份有限公司 | D/A converting circuit, method and display device |
| CN108627190B (en) * | 2017-07-28 | 2023-12-19 | 杭州思泰微电子有限公司 | High-precision magnetic sensor correction structure and correction method based on integrated circuit |
| CN107809251B (en) * | 2017-11-22 | 2021-02-26 | 京东方科技集团股份有限公司 | Digital-to-analog conversion circuit and method thereof and display device |
| CN110752847A (en) * | 2018-07-24 | 2020-02-04 | 圣邦微电子（北京）股份有限公司 | Digital-to-analog converter |
| CN109120270A (en) * | 2018-07-26 | 2019-01-01 | 深圳市华星光电技术有限公司 | D/A converting circuit and source electrode driver |
| EP3648426B1 (en) * | 2018-11-02 | 2022-01-26 | Melexis Technologies SA | Integrated circuit and method for communicating data |
| CN109523964B (en) * | 2018-12-17 | 2021-04-20 | 合肥奕斯伟集成电路有限公司 | Selection circuit, digital-to-analog converter and display device |
| CN112233618B (en) * | 2020-10-29 | 2022-05-27 | 北京航空航天大学 | Three-level Gray code source driving circuit |
| CN112365847B (en) * | 2020-11-25 | 2022-04-15 | 京东方科技集团股份有限公司 | Data driving circuit, driving method and display device |
| CN112632897B (en) * | 2020-12-24 | 2024-03-05 | 西安翔腾微电子科技有限公司 | High-gain fine tuning DAC layout structure design method |
| CN112929029A (en) * | 2021-01-21 | 2021-06-08 | 电子科技大学 | Digital-to-analog conversion circuit, integrated circuit, PCB level circuit and reading circuit |
| CN116094525A (en) * | 2022-12-13 | 2023-05-09 | 无锡前诺德半导体有限公司 | DAC circuit |
| CN116846399B (en) * | 2023-05-31 | 2023-12-01 | 北京国科环宇科技股份有限公司 | Digital-to-analog converter, electronic device, and digital-to-analog conversion method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101924559A (en) * | 2009-06-12 | 2010-12-22 | 阿纳洛格装置公司 | Digital to analog converters having circuit architectures to overcome switch losses |
| CN104184474A (en) * | 2014-09-01 | 2014-12-03 | 长沙景嘉微电子股份有限公司 | DAC circuit with resistance compensation |
| CN105007677A (en) * | 2015-08-21 | 2015-10-28 | 中国科学院上海高等研究院 | Digital-analog conversion circuit and method thereof for AMOLED column driving circuit |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2009302973A (en) * | 2008-06-13 | 2009-12-24 | Sharp Corp | D/a converter and reference voltage circuit with the same |
| JP2012160968A (en) * | 2011-02-01 | 2012-08-23 | Advantest Corp | Digital/analog converter |
-
2016
- 2016-08-30 CN CN201610771608.3A patent/CN106341130B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101924559A (en) * | 2009-06-12 | 2010-12-22 | 阿纳洛格装置公司 | Digital to analog converters having circuit architectures to overcome switch losses |
| CN104184474A (en) * | 2014-09-01 | 2014-12-03 | 长沙景嘉微电子股份有限公司 | DAC circuit with resistance compensation |
| CN105007677A (en) * | 2015-08-21 | 2015-10-28 | 中国科学院上海高等研究院 | Digital-analog conversion circuit and method thereof for AMOLED column driving circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN106341130A (en) | 2017-01-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106341130B (en) | Digital analog converter | |
| CN106130557B (en) | A kind of comparator imbalance voltage self-correcting positive circuit | |
| KR101972689B1 (en) | How to Reduce DAC Capacitor Arrays and Analog-to-Digital Converters, Analog-to-Digital Converter Power Consumption | |
| CN208768053U (en) | Passive simulation sampling and holding in analog-digital converter | |
| CN1934787B (en) | Programmable input range adc | |
| CN103262422B (en) | D convertor circuit and method | |
| CN105210298B (en) | More string digital to analog converter | |
| CN103297056B (en) | D/a converter | |
| CN105007677B (en) | D/A converting circuit and method for AMOLED column drive circuits | |
| CN207399180U (en) | Reference voltage adaptive circuit structure and related device | |
| CN104734720B (en) | Complementary switch in digital analog converter current switch | |
| WO2021056980A1 (en) | Convolutional neural network oriented two-phase coefficient adjustable analog multiplication calculation circuit | |
| CN107565969B (en) | Capacitor array, gradual approaching A/D converter and capacitor array plate | |
| CN107528594A (en) | Charge type streamline gradual approaching A/D converter and its control method | |
| CN106921392B (en) | Compare the production line analog-digital converter with charge redistribution in advance with input signal | |
| CN102332922B (en) | Current source and drive circuit for improving high frequency characteristic of digital analog converter | |
| CN103095303A (en) | Current mode and voltage mode combined digital analog converter | |
| CN109672444A (en) | A kind of ultrahigh speed digital analog converter that multichannel clock interweaves | |
| CN107809251A (en) | A kind of D/A converting circuit and its method, display device | |
| CN106603077B (en) | A kind of Approach by inchmeal fully differential analog-digital converter and its workflow | |
| CN103023506B (en) | A kind of segmented current source DAC-circuit | |
| CN102970037B (en) | A kind of current source self-calibration circuit | |
| CN109104195A (en) | A kind of D/A converting circuit, its application method and display device | |
| CN106160745A (en) | Analog-digital commutator and initial method thereof | |
| CN102075192A (en) | High speed digital-analog conversion circuit and operating method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |