CN106296609B - Full-wave and digital filtering denoising method and circuit for capacitive grating - Google Patents

Full-wave and digital filtering denoising method and circuit for capacitive grating Download PDF

Info

Publication number
CN106296609B
CN106296609B CN201610644910.2A CN201610644910A CN106296609B CN 106296609 B CN106296609 B CN 106296609B CN 201610644910 A CN201610644910 A CN 201610644910A CN 106296609 B CN106296609 B CN 106296609B
Authority
CN
China
Prior art keywords
denoising
stage
full
wave
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610644910.2A
Other languages
Chinese (zh)
Other versions
CN106296609A (en
Inventor
刘学
钱炜
吕悦川
杜昭辉
杨艺榕
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Priority to CN201610644910.2A priority Critical patent/CN106296609B/en
Publication of CN106296609A publication Critical patent/CN106296609A/en
Application granted granted Critical
Publication of CN106296609B publication Critical patent/CN106296609B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T5/00Image enhancement or restoration
    • G06T5/70Denoising; Smoothing
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06TIMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T2207/00Indexing scheme for image analysis or image enhancement
    • G06T2207/20Special algorithmic details
    • G06T2207/20024Filtering details

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Filters That Use Time-Delay Elements (AREA)
  • Noise Elimination (AREA)

Abstract

The invention provides a full-wave and digital filtering denoising method and circuit for a capacitive grating, which are used for solving the problems that the prior art does not fundamentally eliminate the original noise and possibly becomes a new noise source. The method comprises the following steps: full wave denoising: respectively denoising an output sine signal and a cosine signal of the capacitance grid through multistage full waves, and outputting the signals; and (3) digital filtering denoising: respectively denoising an output sine signal and a cosine signal of the capacitive grating through multistage digital filtering, and outputting the signals; switching the denoising mode: the output of the above-described full wave denoising step or the output of the digital filter denoising step is selected. The circuit comprises: the system comprises a full-wave denoising module, a digital filtering denoising module and a denoising mode switching module. The processed sine and cosine signals can be better used by the CORDIC algorithm, and the accuracy and precision of the angle value are improved.

Description

Full-wave and digital filtering denoising method and circuit for capacitive grating
[ field of technology ]
The invention relates to the field of electronic circuits, in particular to a full-wave and digital filtering denoising method and circuit for capacitive grids.
[ background Art ]
The internal of the holding grid comprises a movable grid and a static grid, the movable grid is provided with a plurality of transmitting electrodes and a receiving electrode, and the static grid is provided with a plurality of reflecting electrodes and shielding electrodes which are mutually insulated. An electric field exists between the transmitting electrode and the reflecting electrode, and between the reflecting electrode and the receiving electrode. The resulting output signal at the receiving electrode varies with the position between the transmitting electrode and the reflecting electrode due to capacitive coupling and charge transfer effects of the reflecting electrode.
The excitation signal generator outside the capacitive gate can generate two groups of digital signals (4 in each group) with 90-degree phase difference, and the 8 digital signals are subjected to D/A conversion to form a driving signal of the capacitive gate. The capacitive grating outputs two paths of analog signals sine and cosine with the phase difference of 90 degrees, the two paths of signals are converted into digital output signals sine and cosine after multistage amplification, filtering, A/D conversion and demodulation, and the two digital signals can be used for calculating the angle value at the current moment by a CORDIC algorithm. Such that a change in the position of the capacitive grating translates into a change in the angular value.
In actual operation, the reliability of the capacitive grid is affected by a number of adverse factors, including electrolyte, gap between the movable grid and the static grid, external environment (temperature, humidity, pressure, etc.), electromagnetic interference, etc. These adverse factors can form noise on the output signal of the capacitive grating, and these noise, when superimposed on the signals sine and cosine, can affect the accuracy and precision of the angle values.
Aiming at the defects that the capacitive grid is easy to be interfered by the outside and has low working reliability, special measures are usually required to resist the interference, and corresponding mechanical and electric circuit improvements are adopted, such as electromagnetic, signal and power isolation are adopted to improve the working reliability. Although the measures improve the reliability of the capacitive grating to a certain extent, the original noise is not eliminated fundamentally, and the capacitive grating can become a new noise source.
When the device is used in different working environments, the noise of the capacitive grid signal output is changed, which may cause the original anti-interference measures to be disabled.
[ invention ]
The invention provides a full-wave and digital filtering denoising method and circuit for a capacitive grating, which are used for solving the problems that the prior art does not fundamentally eliminate the original noise and possibly becomes a new noise source.
The full-wave and digital filtering denoising method for the capacitive grating comprises the following steps of: full wave denoising: respectively denoising an output sine signal and a cosine signal of the capacitance grid through multistage full waves, and outputting the signals; and (3) digital filtering denoising: respectively denoising an output sine signal and a cosine signal of the capacitive grating through multistage digital filtering, and outputting the signals; switching the denoising mode: the output of the above-described full wave denoising step or the output of the digital filter denoising step is selected.
The full-wave denoising step comprises the following steps: full-wave denoising is carried out on the sine signal output by the capacitance grid: the full wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the last stage is used as the output sine_out1 of the full-wave denoising; full-wave denoising is carried out on the cosine signal output by the capacitance grid: the full wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the cosine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, and the sum of all the values stored in the last stage is taken as the output cosine_out1 of the full-wave denoising.
The digital filtering denoising step comprises the following steps: digital filtering denoising is carried out on the sine signal output by the capacitance grid: the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising; digital filtering denoising is carried out on the cosine signal output by the capacitance grid: the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive gate, the input of the latter stage is the sum of all the values stored in the former stage, and the sum of all the values stored in the last stage is taken as the output sine_out2 of digital filtering denoising.
The step of switching the denoising mode further comprises the following steps: calculating the angle value at the current moment: and calculating the output of the selected full-wave denoising step or the output of the digital filtering denoising step through a CORDIC algorithm to obtain the angle value at the current moment.
The full-wave and digital filtering denoising circuit for capacitive grating of the present invention comprises: the full-wave denoising module is used for denoising the output sine signal and the cosine signal of the capacitive grating through multiple stages of full waves respectively and outputting the signals; the digital filtering denoising module is used for denoising the output sine signal and the cosine signal of the capacitive grating through multistage digital filtering respectively and outputting the signals; and the denoising mode switching module is used for selecting the output of the full-wave denoising module or the output of the digital filtering denoising module.
Wherein, the full wave denoising module comprises: the sub-module is used for carrying out full-wave denoising on the sine signal output by the capacitive grating, wherein the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_out1 of the full-wave denoising, and the summation process is realized by an adder; the submodule is used for carrying out full-wave denoising on the cosine signal output by the capacitance grid, wherein the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from a sine signal output by the capacitive grid, the input of the latter stage is the sum of all values stored in the former stage, the sum of all values stored in the last stage is taken as the output sine_out1 of the full-wave denoising, and the summation process is realized through an adder.
The digital filtering denoising module comprises: the sub-module is used for carrying out digital filtering denoising on the sine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the numerical value in the first stage is from a sine signal output by the capacitive grating, the input of the latter stage is the sum of all numerical values stored in the former stage, the sum of all numerical values stored in the last stage is used as output sine_out2 for digital filtering denoising, and the summation process is realized through an adder; the submodule is used for carrying out digital filtering denoising on the cosine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising, and the summation process is realized through an adder.
Wherein, still include: the module for calculating the angle value at the current moment is used for calculating the output of the full-wave denoising module or the output of the digital filtering denoising module selected by the denoising mode switching module through a CORDIC algorithm to obtain the angle value at the current moment.
The full-wave and digital filtering denoising method and circuit for capacitive grating of the present invention describe two denoising methods for capacitive grating output signals sine and cosine, namely full-wave and digital filtering. Noise in the grid-containing output signals sine and cosine can be removed, the capacity of resisting external environment interference of the system is improved, and the processed sine and cosine signals can be used for CORDIC (Coordinate Rotation Digital Computer) algorithm to calculate the angle value at the current moment. The system has the parameter configurable function in the implementation, so that the system can adapt to different external environments. The invention realizes the denoising treatment of the grid output signals sine and cosine on the basis of adopting the original anti-interference, the two denoising methods are not influenced by the grid working environment, the treated sine and cosine signals can be better used by the CORDIC algorithm, and the accuracy and precision of the angle values are improved.
[ description of the drawings ]
FIG. 1 is a flow chart of method steps of embodiment 1 of the present invention;
FIG. 2 is a schematic diagram of full-wave denoising of a sine signal output from a capacitor grid in embodiment 1 of the present invention;
fig. 3 is a schematic circuit diagram of embodiment 2 of the present invention;
fig. 4 is a schematic structural diagram of a full-wave denoising sub-module for a sine signal output by a capacitor grid in embodiment 2 of the present invention.
[ detailed description ] of the invention
Embodiment 1, the full-wave and digital filtering denoising method for capacitive grating of the present embodiment, as shown in fig. 1, comprises the following main steps:
s11, full-wave denoising: and respectively denoising the output sine signal and the cosine signal of the capacitance grid through multistage full wave, and outputting the signals.
In a specific implementation, full-wave denoising is performed on a sine signal output by a capacitive grating, as shown in fig. 2, the full-wave denoising can be divided into m stages, a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the sine signal output by the capacitive gate, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the last stage is taken as the output sine_out1 of the full-wave denoising. The number of the full-wave denoising stages m and the number of the numerical values of each stage can be configured through parameters so as to adapt to different working environments.
Similarly, in the concrete implementation, full-wave denoising is performed on the cosine signal output by the capacitor grid, the full-wave denoising can be divided into m stages, a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the cosine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, and the sum of all the values stored in the last stage is taken as the output cosine_out1 of the full-wave denoising. The number of the full-wave denoising stages m and the number of the numerical values of each stage can be configured through parameters so as to adapt to different working environments.
S12, digital filtering denoising: and respectively denoising the output sine signal and the cosine signal of the capacitive grating through multistage digital filtering, and outputting the signals.
Similarly to the description in S11, the digital filtering denoising is performed on the sine signal output by the capacitor grid, and the digital filtering denoising can be divided into t stages, wherein a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the sine signal output by the capacitance grid, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the next stage is taken as the output sine_out2 of digital filtering denoising. The number of stages t of digital filtering denoising and the number of numerical values of each stage can be configured through parameters so as to adapt to different working environments.
Similarly, in the specific implementation, digital filtering denoising is performed on the cosine signal output by the capacitor grid, the digital filtering denoising can be divided into t stages, a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the sine signal output by the capacitive gate, the input of the latter stage is the sum of all the values stored in the former stage, and the sum of all the values stored in the last stage is taken as the output sine_out2 of digital filtering denoising. The number of stages t of digital filtering denoising and the number of numerical values of each stage can be configured through parameters so as to adapt to different working environments.
S13, switching a denoising mode: the output of the above-described full wave denoising step or the output of the digital filter denoising step is selected.
In a specific implementation, an appropriate denoising method may be selected for use as needed.
S14, calculating the angle value at the current moment: the method is a preferred step, and the angle value at the current moment is obtained by calculating the output of the selected full-wave denoising step or the output of the digital filtering denoising step through a CORDIC algorithm.
Embodiment 2, the full-wave and digital filtering denoising circuit for capacitive grating of the present embodiment, as shown in fig. 3, includes:
the full-wave denoising module 21 is configured to denoise and output the sine signal and the cosine signal of the capacitive grid through multiple stages of full-wave denoising respectively. The full-wave denoising module 21 further includes: the sub-module 211 for performing full-wave denoising on the sine signal output by the capacitor grid is shown in fig. 4, where the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage, and each stage has a similar structure. The value in the first stage comes from the sine signal output by the capacitive grating, the input of the subsequent stage is the sum of all the values stored in the previous stage, the sum of all the values stored in the final stage is used as the output sine_out1 of the full-wave denoising, the summation process is realized through an adder 2111, and the structures of a plurality of subsequent sub-modules are similar to those described above and are not repeated. The sub-module 212 performs full-wave denoising on the cosine signal output by the capacitor grid, where the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage, and each stage has a similar structure. The value in the first stage comes from a sine signal output by the capacitive grid, the input of the latter stage is the sum of all values stored in the former stage, the sum of all values stored in the last stage is taken as the output sine_out1 of the full-wave denoising, and the summation process is realized through an adder.
The digital filtering denoising module 22 is configured to denoise the output sine signal and the cosine signal of the capacitive grating through multi-stage digital filtering, and output the denoised signals. The digital filtering denoising module 22 further includes: and a sub-module 221 for carrying out digital filtering denoising on the sine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the sine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising, and the summation process is realized through an adder. And a submodule 222 for carrying out digital filtering denoising on the cosine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, a certain number of numerical values are stored in each stage, and the structures of the stages are similar. The value in the first stage comes from the sine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising, and the summation process is realized through an adder.
The denoising mode switching module 23 is configured to select an output of the full-wave denoising module or an output of the digital filtering denoising module.
The current time angle value calculating module 24 is a preferred module, and is configured to calculate, through a CORDIC algorithm, an output of the full-wave denoising module or an output of the digital filtering denoising module selected by the denoising mode switching module, to obtain a current time angle value.
The description and applications of the present invention herein are illustrative and exemplary only and are not intended to limit the scope of the invention to the embodiments described above. Variations and modifications of the embodiments disclosed herein are fully possible and various alternatives and equivalents of the embodiments are known to those skilled in the art. It will also be apparent to those of skill in the art that the invention may be embodied in other forms, structures, arrangements, proportions, and with other components, materials, and parts, without departing from the spirit or essential characteristics thereof, and that other variations and modifications may be made in the embodiments disclosed herein without departing from the scope or spirit of the invention.

Claims (6)

1. The full-wave and digital filtering denoising method for the capacitive grating is characterized by comprising the following steps of:
full wave denoising: respectively denoising an output sine signal and a cosine signal of the capacitance grid through multistage full waves, and outputting the signals;
and (3) digital filtering denoising: respectively denoising an output sine signal and a cosine signal of the capacitive grating through multistage digital filtering, and outputting the signals;
switching the denoising mode: selecting the output of the full wave denoising step or the output of the digital filtering denoising step;
wherein the step of full wave denoising comprises:
full-wave denoising is carried out on the sine signal output by the capacitance grid: the full wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the last stage is used as the output sine_outl of full-wave denoising;
full-wave denoising is carried out on the cosine signal output by the capacitance grid: the full wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from a cosine signal output by the capacitive grid, the input of the latter stage is the sum of all values stored in the former stage, and the sum of all values stored in the last stage is used as the output cosine_outl of full-wave denoising;
the step of digital filtering denoising comprises the following steps:
digital filtering denoising is carried out on the sine signal output by the capacitance grid: the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the next stage is the sum of all the values stored in the previous stage, and the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising;
digital filtering denoising is carried out on the cosine signal output by the capacitance grid: the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive gate, the input of the latter stage is the sum of all the values stored in the former stage, and the sum of all the values stored in the last stage is taken as the output sine_out2 of digital filtering denoising.
2. The full-wave and digital filtering denoising method for capacitive grating according to claim 1, wherein the step of denoising switching further comprises:
calculating the angle value at the current moment: and calculating the output of the selected full-wave denoising step or the output of the digital filtering denoising step through a CORDIC algorithm to obtain the angle value at the current moment.
3. The full-wave and digital filtering denoising method for capacitive grating according to claim 1, wherein the number of stages m of full-wave denoising and the number of values of each stage are configured by parameters.
4. A full wave and digital filter denoising circuit for capacitive grating, comprising:
the full-wave denoising module is used for denoising the output sine signal and the cosine signal of the capacitive grating through multiple stages of full waves respectively and outputting the signals;
the digital filtering denoising module is used for denoising the output sine signal and the cosine signal of the capacitive grating through multistage digital filtering respectively and outputting the signals;
the denoising mode switching module is used for selecting the output of the full-wave denoising module or the output of the digital filtering denoising module;
wherein, the full wave denoising module is further configured to:
the sub-module is used for carrying out full-wave denoising on the sine signal output by the capacitive grating, wherein the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grating, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_outl of the full-wave denoising, and the summation process is realized by an adder;
the submodule is used for carrying out full-wave denoising on the cosine signal output by the capacitance grid, wherein the full-wave denoising is divided into m stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from a cosine signal output by the capacitive grid, the input of the latter stage is the sum of all values stored in the former stage, the sum of all values stored in the last stage is used as an output cosine_outl of full-wave denoising, and the summation process is realized by an adder;
wherein, the digital filtering denoising module is further used for:
the sub-module is used for carrying out digital filtering denoising on the sine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the numerical value in the first stage is from a sine signal output by the capacitive grating, the input of the latter stage is the sum of all numerical values stored in the former stage, the sum of all numerical values stored in the last stage is used as output sine_out2 for digital filtering denoising, and the summation process is realized through an adder;
the submodule is used for carrying out digital filtering denoising on the cosine signal output by the capacitance grid, wherein the digital filtering denoising is divided into t stages, and a certain number of numerical values are stored in each stage; the value in the first stage comes from the sine signal output by the capacitive grid, the input of the latter stage is the sum of all the values stored in the former stage, the sum of all the values stored in the last stage is used as the output sine_out2 of digital filtering denoising, and the summation process is realized through an adder.
5. The full wave and digital filter denoising circuit for capacitive grating of claim 4, further comprising:
the module for calculating the angle value at the current moment is used for calculating the output of the full-wave denoising module or the output of the digital filtering denoising module selected by the denoising mode switching module through a CORDIC algorithm to obtain the angle value at the current moment.
6. The full-wave and digital filter denoising circuit for capacitive grating according to claim 4, wherein the number of stages m of full-wave denoising in the full-wave denoising module and the number of values of each stage are configured by parameters.
CN201610644910.2A 2016-08-09 2016-08-09 Full-wave and digital filtering denoising method and circuit for capacitive grating Active CN106296609B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610644910.2A CN106296609B (en) 2016-08-09 2016-08-09 Full-wave and digital filtering denoising method and circuit for capacitive grating

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610644910.2A CN106296609B (en) 2016-08-09 2016-08-09 Full-wave and digital filtering denoising method and circuit for capacitive grating

Publications (2)

Publication Number Publication Date
CN106296609A CN106296609A (en) 2017-01-04
CN106296609B true CN106296609B (en) 2023-09-12

Family

ID=57667084

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610644910.2A Active CN106296609B (en) 2016-08-09 2016-08-09 Full-wave and digital filtering denoising method and circuit for capacitive grating

Country Status (1)

Country Link
CN (1) CN106296609B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0289401A2 (en) * 1987-04-30 1988-11-02 Fairchild Weston Systems Inc. Digital demodulator for frenquency-division-multiplexed signals
US4802098A (en) * 1987-04-03 1989-01-31 Tektronix, Inc. Digital bandpass oscilloscope
CN1193226A (en) * 1997-01-21 1998-09-16 马特瑞通讯法国公司 Echo Elimination method and echo eliminator therefor
JP2002290366A (en) * 2001-03-23 2002-10-04 Alps Electric Co Ltd Orthogonal frequency division multiplex modulation circuit
JP2010148015A (en) * 2008-12-22 2010-07-01 Nippon Hoso Kyokai <Nhk> Noise reduction device and program therefor
CN102170520A (en) * 2011-04-29 2011-08-31 杭州海康威视软件有限公司 A cascade filter and a dynamic setting method for calibrated denoising intensity thereof
CN103236825A (en) * 2013-03-22 2013-08-07 中国科学院光电技术研究所 Data correction method for high-precision data acquisition system
CN105429855A (en) * 2015-11-26 2016-03-23 成都微讯云通科技有限公司 Voice-based communication method
CN105787444A (en) * 2016-02-24 2016-07-20 北方工业大学 Signal denoising method based on V system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011045909A1 (en) * 2009-10-13 2011-04-21 パナソニック株式会社 Angular velocity sensor

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4802098A (en) * 1987-04-03 1989-01-31 Tektronix, Inc. Digital bandpass oscilloscope
EP0289401A2 (en) * 1987-04-30 1988-11-02 Fairchild Weston Systems Inc. Digital demodulator for frenquency-division-multiplexed signals
CN1193226A (en) * 1997-01-21 1998-09-16 马特瑞通讯法国公司 Echo Elimination method and echo eliminator therefor
JP2002290366A (en) * 2001-03-23 2002-10-04 Alps Electric Co Ltd Orthogonal frequency division multiplex modulation circuit
JP2010148015A (en) * 2008-12-22 2010-07-01 Nippon Hoso Kyokai <Nhk> Noise reduction device and program therefor
CN102170520A (en) * 2011-04-29 2011-08-31 杭州海康威视软件有限公司 A cascade filter and a dynamic setting method for calibrated denoising intensity thereof
CN103236825A (en) * 2013-03-22 2013-08-07 中国科学院光电技术研究所 Data correction method for high-precision data acquisition system
CN105429855A (en) * 2015-11-26 2016-03-23 成都微讯云通科技有限公司 Voice-based communication method
CN105787444A (en) * 2016-02-24 2016-07-20 北方工业大学 Signal denoising method based on V system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
A Review Paper on CORDIC Algorithm and Its Applications for Current Technology;Praveen Yadav等;《International Journal of Science and Research (IJSR)》;第5卷(第6期);第770-773页 *

Also Published As

Publication number Publication date
CN106296609A (en) 2017-01-04

Similar Documents

Publication Publication Date Title
KR101926665B1 (en) Curve fitting circuit, analog predistorter and radio frequency signal transmitter
Lesnikov et al. A new paradigm in design of IIR digital filters
CN109831184B (en) Band-pass filtering method, system, storage medium and terminal equipment
CN102435849A (en) Method for improving frequency measurement precision by using digital filter
Patel et al. Design technique of bandpass FIR filter using various window function
Khan et al. Importance of high order high pass and low pass filters
CN106296609B (en) Full-wave and digital filtering denoising method and circuit for capacitive grating
CN106324342B (en) Harmonic detection method based on table lookup
CN111245304B (en) Compensation method, compensation device, motor and storage medium
Owen et al. 384 TMAC/s FIR filtering on an Artix-7 FPGA using Prism signal processing
JP6589106B2 (en) Modulated wave resolver device
CN108270416B (en) High-order interpolation filter and method
JP2004248477A (en) Digital protective relay
CN110829929A (en) Motor static initial angle positioning method and device and motor equipment
CN111475773B (en) Complex modulus value and phase angle calculation method, device and system based on rational fitting
CN112737546B (en) Signal tracking method, filtering method, device and medical equipment
JP4648243B2 (en) AC signal measuring instrument and offset adjustment method thereof
CN109190084B (en) Hardware implementation method for sine and cosine calculation
CN108871385B (en) Encoder, motor, encoder data processing method, and storage medium
EP2651033B1 (en) Filter system
CN105446135B (en) Self-adaptive calibration sampling direct current offset FPGA and intelligent control device
Veligosha et al. Implementation of non-positional digital filters
Saberi et al. A multiplierless implementation of cascade integrator comb filter
CN111983307A (en) SOGI-based rapid and accurate frequency detection method
CN109190083B (en) Alignment method and device of array signals, computer equipment and storage medium

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB03 Change of inventor or designer information

Inventor after: Liu Xue

Inventor after: Qian Wei

Inventor after: Lv Yuechuan

Inventor after: Du Zhaohui

Inventor after: Yang Yirong

Inventor before: Liu Xue

Inventor before: Qian Wei

Inventor before: Lv Yuechuan

CB03 Change of inventor or designer information
TA01 Transfer of patent application right

Effective date of registration: 20170428

Address after: 523000 Guangdong, Dongguan Songshan Lake high tech Industrial Development Zone, industrial North Road, No. 3 A plant

Applicant after: SIEMENS AG

Address before: 100083 room 602B, room, No. 2 Jing Yuan Road, Beijing, Haidian District

Applicant before: BEIJING ZHILIANAN TECHNOLOGY Co.,Ltd.

TA01 Transfer of patent application right
GR01 Patent grant
GR01 Patent grant