CN106293978A - A kind of method and apparatus of data feedback - Google Patents
A kind of method and apparatus of data feedback Download PDFInfo
- Publication number
- CN106293978A CN106293978A CN201510268475.3A CN201510268475A CN106293978A CN 106293978 A CN106293978 A CN 106293978A CN 201510268475 A CN201510268475 A CN 201510268475A CN 106293978 A CN106293978 A CN 106293978A
- Authority
- CN
- China
- Prior art keywords
- data
- external memory
- memory storage
- feedback
- check results
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Memory System Of A Hierarchy Structure (AREA)
Abstract
The embodiment of the invention discloses the method and apparatus of a kind of data feedback, can be disturbed by outside ESD with the data path of outside SPI Nor Flash in order to solve SOC(system on a chip) current present in prior art, SOC(system on a chip) is after outside SPI Nor Flash gets the data of mistake, the system failure can be caused, and then reduce the stability of system.The method comprise the steps that and receive data corresponding to the first read data request sent from external memory storage；After determining and being properly received data, by data feedback to cache memory.Employing present method avoids due to outside ESD interference so that processor obtains the data of mistake, causes the system failure, and then improves the stability of system.
Description
Technical field
The present invention relates to field of computer technology, particularly to the method and apparatus of a kind of data feedback.
Background technology
SOC(system on a chip) refers to the most integrated complete system, and complete system is typically wrapped
Include: processor, memorizer and peripheral circuit etc..Typically, the software code etc. of SOC(system on a chip) can store
On external memory storage.
At present, SOC(system on a chip) is in running, and processor, when needs obtain data, can pass through controller
The order obtaining data is sent, when processor needs the data obtained to be not stored in sheet internal memory to on-chip memory
Time in reservoir, to outside SPI Nor Flash, (SPI, Serial Peripheral Interface, outside serial in meeting
If interface；Serial non-volatile flash memory) send the request reading data, outside SPI Nor Flash is receiving
After the request of these reading data, can by data feedback corresponding for the request of these reading data to on-chip memory so that
Processor gets the data needing to obtain from on-chip memory.
In prior art, SOC(system on a chip) is an exposure in air with the data path of outside SPI Nor Flash
, it is easy to by ESD (Electro-Static discharge, Electro-static Driven Comb) produced by surrounding
Interference.When processor needs the data obtained to be not stored in on-chip memory, outside SPI Nor Flash
When on-chip memory feedback data (packet of feedback needs the data obtained containing processor), if now
Data path is disturbed by ESD, then the data that outside SPI Nor Flash feeds back to on-chip memory
Mistake can be produced, after processor gets the data of mistake from on-chip memory, may be according to mistake
Data produce the result of mistake, it is also possible to according to the data of mistake, whole system is broken down.
In sum, current SOC(system on a chip) can be by outside with the data path of outside SPI Nor Flash
ESD disturbs, and SOC(system on a chip), after outside SPI Nor Flash gets the data of mistake, can cause system
Fault, and then reduce the stability of system.
Summary of the invention
The embodiment of the present invention provides the method and apparatus of a kind of data feedback, in order to solve existence in prior art
Current SOC(system on a chip) can be disturbed by outside ESD with the data path of outside SPI Nor Flash,
SOC(system on a chip), after outside SPI Nor Flash gets the data of mistake, can cause the system failure, and then
The problem reducing the stability of system.
The embodiment of the present invention provides a kind of method of data feedback, including:
Receive data corresponding to the first read data request sent from external memory storage, wherein said packet
Need acquisition containing the processor in SOC(system on a chip), and the cache memory in described SOC(system on a chip) is not deposited
The data of storage；
After determining and being properly received described data, give described cache memory by described data feedback.
Owing to the embodiment of the present invention is determining data (this packet being properly received from external memory storage transmission
Need to obtain containing the processor in SOC(system on a chip), and cache memory in SOC(system on a chip) does not stores
Data) after, by this data feedback to cache memory, so that processor is from cache memory
Obtain correct data, it is to avoid due to outside ESD interference so that processor is from cache memory
The middle data obtaining mistake, cause the system failure, and then improve the stability of system.
It is preferred that determine whether to be properly received described data according to following method:
Carry out data check calculating according to described data, obtain the first check results；
At the second verification knot that the described external memory storage judging described first check results and receive sends
Time the most identical, determine and be properly received described data；Otherwise, it determines data described in garbled-reception.
Owing to the embodiment of the present invention determines whether to be properly received according to the first check results and the second check results
Data, simplify the operation determining whether to be properly received data, and ensure that the correct of the data that receive
Property.
It is preferred that the data that the first read data request of sending from external memory storage of described reception is corresponding, also
Including:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
It is preferred that data corresponding to the first read data request of sending from external memory storage of described reception it
After, before determining and being properly received described data, also include:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
It is preferred that determine whether to be properly received described data according to following method:
Carry out data check calculating according to described data, obtain the first check results；
Described first check results is sent to described external memory storage, and it is anti-to receive described external memory storage
The information whether being properly received described data of feedback；
After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
It is preferred that data corresponding to the first read data request of sending from external memory storage of described reception it
After, also include:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
Owing to the embodiment of the present invention is when determining erroneous received data, again send the first reading to external memory storage
Request of data, in order to again obtain these data, and be confirmed whether to be properly received this data.
It is preferred that the method also includes:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
When repeatedly determining erroneous received data due to the embodiment of the present invention, it is notified that processor is carried out the most different
Often process, in order to avoid processor is not because getting correct data, cause the system failure.
The embodiment of the present invention provides the equipment of a kind of data feedback, including:
Receiver module, for receiving data corresponding to the first read data request sent from external memory storage,
Wherein said packet needs acquisition, and the high speed in described SOC(system on a chip) containing the processor in SOC(system on a chip)
The data that buffer storage does not stores；
Feedback module, for after determining and being properly received described data, gives described high speed by described data feedback
Buffer storage.
It is preferred that described feedback module is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；Judging described first school
When second check results of the described external memory storage transmission testing result and receive is identical, determines and be properly received
Described data；Otherwise, it determines data described in garbled-reception.
It is preferred that described receiver module is additionally operable to:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
It is preferred that described receiver module is additionally operable to:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
It is preferred that described feedback module is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；By described first verification knot
Fruit is sent to described external memory storage, and it is described to receive whether being properly received of described external memory storage feedback
The information of data；After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
It is preferred that described receiver module is additionally operable to:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
It is preferred that described feedback module is additionally operable to:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
Accompanying drawing explanation
The method flow schematic diagram of a kind of data feedback that Fig. 1 a provides for the embodiment of the present invention；
Data that Fig. 1 b provides for the embodiment of the present invention and the memory area schematic diagram of the second check results；
Another data that Fig. 1 c provides for the embodiment of the present invention and the memory area schematic diagram of the second check results；
The system that the SOC(system on a chip) that Fig. 1 d provides for the embodiment of the present invention forms with outside SPI Nor Flash
Configuration diagram；
The method flow schematic diagram of a kind of data feedback that Fig. 2 provides for the embodiment of the present invention；
The device structure schematic diagram of a kind of data feedback that Fig. 3 provides for the embodiment of the present invention.
Detailed description of the invention
The embodiment of the present invention receives data corresponding to the first read data request sent from external memory storage, its
Described in packet need to obtain containing the processor in SOC(system on a chip), and the high speed in described SOC(system on a chip) is delayed
Rush the data that memorizer does not stores；After determining and being properly received described data, described data feedback is given described
Cache memory.Owing to the embodiment of the present invention is determining the number being properly received from external memory storage transmission
According to (this packet needs acquisition containing the processor in SOC(system on a chip), and the speed buffering in SOC(system on a chip) is deposited
The data that reservoir does not stores) after, by this data feedback to cache memory, so that processor is from a high speed
Buffer storage obtains correct data, it is to avoid due to outside ESD interference so that processor is from height
Speed buffer storage obtains the data of mistake, causes the system failure, and then improve the stability of system.
Below in conjunction with Figure of description, the embodiment of the present invention is described in further detail.
As shown in Figure 1a, the method for a kind of data feedback that the embodiment of the present invention provides includes:
Step 100, receive data corresponding to the first read data request sent from external memory storage, wherein
Described packet needs acquisition, and the speed buffering in described SOC(system on a chip) containing the processor in SOC(system on a chip)
The data that memorizer does not stores；
Step 101, after determining and being properly received described data, give described speed buffering by described data feedback
Memorizer.
After the embodiment of the present invention receives the data that external memory storage sends, start to determine whether to be properly received this
Data, after determining and being properly received these data, by this data feedback to cache memory, so that processing
Device obtains described data from cache memory.
The embodiment of the present invention data to receiving carry out data verification method that data check taked with outer
It is identical that portion's memorizer carries out the data verification method that data check taked to the data sent, data check side
Method includes but not limited to following method of calibration: CRC (Cycle Redundancy Check, cyclic redundancy school
Test) verification, even-odd check etc..
The embodiment of the present invention can determine whether to be properly received data according to following method:
Method one:
Carry out data check calculating according to described data, obtain the first check results；
At the second verification knot that the described external memory storage judging described first check results and receive sends
Time the most identical, determine and be properly received described data；Otherwise, it determines data described in garbled-reception.
Such as: data are carried out CRC check and obtains the first check results, then by the first check results and
The second check results received from external memory storage compares, and comparative result is the first check results and
Two check results are identical, determine and are properly received data.
The most such as: data are carried out even-odd check and obtains the first check results, then by the first check results and
The second check results received from external memory storage compares, and comparative result is the first check results and the
Two check results differ, and determine erroneous received data.
The embodiment of the present invention can obtain the second check results by following manner from external memory storage:
Mode one:
Alternatively, the data that the first read data request that described reception sends from external memory storage is corresponding, also
Including:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
Embodiment of the present invention external memory storage can be after being stored in specific region by the data of length-specific, tightly
Second check results corresponding along with storing these data, is receiving the request reading these data of SOC(system on a chip)
After, these data are fed back to SOC(system on a chip) together with the second corresponding check results.
As shown in Figure 1 b, the embodiment of the present invention provides data and the memory area of the second check results are illustrated
Figure, understands from Fig. 1 b, and this memory area stores altogether n segment data and n the second check results,
Wherein, n is the positive integer more than or equal to 9.0th segment data store below is that the 0th segment data is corresponding
The second check results (the 0th the second check results) ..., the n-th segment data store below be
Second check results corresponding to the n-th segment data (the n-th the second check results).
Mode two:
Alternatively, data corresponding to described reception sends from external memory storage the first read data request it
After, before determining and being properly received described data, also include:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
Embodiment of the present invention external memory storage can be by the data of length-specific and the second corresponding check results
Being stored in two different regions, SOC(system on a chip) needs to send the request of twice reading data, gets this respectively
Data and the second corresponding check results.External memory storage reads asking of data receive SOC(system on a chip) first
After asking, this data feedback is being received the second reading data of SOC(system on a chip) to SOC(system on a chip), external memory storage
Request after, the second corresponding check results is fed back to SOC(system on a chip).
As illustrated in figure 1 c, the embodiment of the present invention provide another data and the memory area of the second check results
Schematic diagram, understands from Fig. 1 c, and data and the second check results are stored in two memory areas, is respectively
Memory area 1 and memory area 2, memory area 1 stores altogether n segment data, and memory area 2 is altogether
Storing n the second check results, wherein, n is the positive integer more than or equal to 9.In memory area 1
What the 0th segment data was corresponding is the 0th the second check results in memory area 2 ..., memory area 1
In the n-th segment data corresponding be the n-th the second check results in memory area 2.
Method two:
Carry out data check calculating according to described data, obtain the first check results；
Described first check results is sent to described external memory storage, and it is anti-to receive described external memory storage
The information whether being properly received described data of feedback；
After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
Such as: data are carried out CRC check and obtains the first check results, then the first check results is sent out
Giving external memory storage, the first check results received and the second check results are compared by external memory storage
Relatively, comparative result is that the first check results is identical with the second check results, and feedback is properly received the information of data,
After receiving the information being properly received data, determine and be properly received data.
The most such as: data are carried out even-odd check and obtains the first check results, then the first check results is sent out
Giving external memory storage, the first check results received and the second check results are compared by external memory storage
Relatively, comparative result is that the first check results differs with the second check results, and feedback error receives the letter of data
Breath, after receiving the information of erroneous received data, determines erroneous received data.
The embodiment of the present invention, after determining erroneous received data, can take appropriate measures and process, specifically
Implementation be:
Alternatively, data corresponding to described reception sends from external memory storage the first read data request it
After, also include:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
The embodiment of the present invention, after determining erroneous received data, is not to speed buffering by the data feedback of mistake
Memorizer, but again send the first read data request to external memory storage, anti-receiving external memory storage
After the data of feedback, again verify whether to be properly received data, if the data of being properly received, then by this data feedback
To cache memory, otherwise, continue to send the first read data request to external memory storage, until correct
Till receiving data.
The embodiment of the present invention, after repeatedly determining erroneous received data, can carry out corresponding abnormality processing, specifically
Implementation be:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
Such as: set threshold value as 3 times, now determine erroneous received data, and the number of times of erroneous received data
It is 2 times, continues to send the first read data request to external memory storage, receiving external memory storage feedback
After data, again verifying whether to be properly received data, the result is erroneous received data, and now mistake connects
The number of times receiving data is 3 times, reaches to set threshold value, and notifier processes device carries out abnormality processing.
As shown in Figure 1 d, the SOC(system on a chip) that the embodiment of the present invention provides and outside SPI Nor Flash composition
System architecture schematic diagram, from Fig. 1 d understand, SOC(system on a chip) includes: Bus Bridge (bus bridge),
CPU (Central Processing Unit, central processing unit), Memory Controller (storage control),
ROM (Read Only Memory, read only memory), Data RAM (RAM, Random Access
Memory, random access memory；Data random access memory), SPI Cache (Serial Peripheral Interface (SPI)
Cache memory), SPI Nor Flash anti-ESD processing module, AHB (Advanced High
Performance Bus, system bus), AHB Device 0 (No. 0 system bus devices), AHB Device
1 and AHB Device 2, wherein SPI Nor Flash anti-ESD processing module includes: at order and data
Reason module, module control depositor, data check module, order repeating transmission control module and SPI Nor Flash
Interface module.The SPI Nor Flash anti-ESD processing module of SOC(system on a chip) and outside SPI Nor Flash
It is connected.SOC(system on a chip) is in running, and CPU, when needs obtain data, can pass through Memory
Controller sends the order obtaining data to SPI Cache；SPI Cache is according to the life of these acquisition data
Make when determining that CPU needs the data obtained to be not stored in SPI Cache, SPI Nor Flash can be passed through
Anti-ESD processing module sends the request reading data to outside SPI Nor Flash；Outside SPI Nor
Flash, can be by data feedback corresponding for the request of these reading data to SPI after the request receiving these reading data
Nor Flash anti-ESD processing module；SPI Nor Flash anti-ESD processing module is properly received this determining
After data, by this data feedback to SPI Cache；CPU is needed the data feedback obtained by SPI Cache
To CPU.
As in figure 2 it is shown, the method for a kind of data feedback of embodiment of the present invention offer includes:
Step 200, CPU send the request of acquisition data by Memory Controller to SPI Cache.
Step 201, SPI Cache judge whether have CPU to need the data obtained in SPI Cache, if
Have, then perform step 202；Otherwise, step 203 is performed.
CPU is needed the data feedback obtained to CPU by step 202, SPI Cache.
Step 203, the SPI Cache SPI Nor Flash by SPI Nor Flash anti-ESD processing module
Interface module sends the request reading data to outside SPI Nor Flash.
Step 204, outside SPI Nor Flash are to the data of SPI Nor Flash anti-ESD processing module
Correction verification module feedback data and the second corresponding check results.
Step 205, data check module carry out data check to data and obtain the first check results.
Step 206, data check module determine whether correctly according to the first check results and the second check results
Receive data, the most then perform step 207；Otherwise, step 208 is performed.
Data feedback to SPI Cache, is performed step 202 by step 207, data check module.
Step 208, SPI Nor Flash anti-ESD processing module misjudgment receive whether the number of times of data reaches
To setting threshold value, the most then perform step 209；Otherwise, step 210 is performed.
Step 209, SPI Nor Flash anti-ESD processing module notice CPU carries out abnormality processing.
Step 210, the order of SPI Nor Flash anti-ESD processing module retransmit control module by SPI Nor
Flash interface module sends the request reading data to outside SPI Nor Flash, performs step 204.
Based on same inventive concept, the embodiment of the present invention additionally provides the equipment of a kind of data feedback, due to
The method that method is a kind of data feedback of the embodiment of the present invention that the equipment of the data feedback of Fig. 3 is corresponding, therefore
The enforcement of embodiment of the present invention equipment may refer to the enforcement of system, repeats no more in place of repetition.
As it is shown on figure 3, the equipment of a kind of data feedback of embodiment of the present invention offer includes:
Receiver module 300, for receiving number corresponding to the first read data request sent from external memory storage
According to, wherein said packet needs acquisition containing the processor in SOC(system on a chip), and in described SOC(system on a chip)
The data that cache memory does not stores；
Feedback module 301, for after determining and being properly received described data, gives described by described data feedback
Cache memory.
It is preferred that described feedback module 301 is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；Judging described first school
When second check results of the described external memory storage transmission testing result and receive is identical, determines and be properly received
Described data；Otherwise, it determines data described in garbled-reception.
It is preferred that described receiver module 300 is additionally operable to:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
It is preferred that described receiver module 300 is additionally operable to:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
It is preferred that described feedback module 301 is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；By described first verification knot
Fruit is sent to described external memory storage, and it is described to receive whether being properly received of described external memory storage feedback
The information of data；After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
It is preferred that described receiver module 300 is additionally operable to:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
It is preferred that described feedback module 301 is additionally operable to:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
In sum, determining, due to the embodiment of the present invention, the data being properly received from external memory storage transmission
(this packet needs acquisition, and the caches in SOC(system on a chip) containing the processor in SOC(system on a chip)
The data that device does not stores) after, by this data feedback to cache memory, so that processor is from the most slow
Rush memorizer obtains correct data, it is to avoid due to outside ESD interference so that processor is from a high speed
Buffer storage obtains the data of mistake, causes the system failure, and then improve the stability of system.
Those skilled in the art are it should be appreciated that embodiments of the invention can be provided as method, system or meter
Calculation machine program product.Therefore, the present invention can use complete hardware embodiment, complete software implementation or knot
The form of the embodiment in terms of conjunction software and hardware.And, the present invention can use and wherein wrap one or more
Computer-usable storage medium containing computer usable program code (include but not limited to disk memory,
CD-ROM, optical memory etc.) form of the upper computer program implemented.
The present invention is with reference to method, equipment (system) and computer program product according to embodiments of the present invention
The flow chart of product and/or block diagram describe.It should be understood that can by computer program instructions flowchart and
/ or block diagram in each flow process and/or flow process in square frame and flow chart and/or block diagram and/
Or the combination of square frame.These computer program instructions can be provided to general purpose computer, special-purpose computer, embedding
The processor of formula datatron or other programmable data processing device is to produce a machine so that by calculating
The instruction that the processor of machine or other programmable data processing device performs produces for realizing at flow chart one
The device of the function specified in individual flow process or multiple flow process and/or one square frame of block diagram or multiple square frame.
These computer program instructions may be alternatively stored in and computer or the process of other programmable datas can be guided to set
In the standby computer-readable memory worked in a specific way so that be stored in this computer-readable memory
Instruction produce and include the manufacture of command device, this command device realizes in one flow process or multiple of flow chart
The function specified in flow process and/or one square frame of block diagram or multiple square frame.
These computer program instructions also can be loaded in computer or other programmable data processing device, makes
Sequence of operations step must be performed to produce computer implemented place on computer or other programmable devices
Reason, thus the instruction performed on computer or other programmable devices provides for realizing flow chart one
The step of the function specified in flow process or multiple flow process and/or one square frame of block diagram or multiple square frame.
Although preferred embodiments of the present invention have been described, but those skilled in the art once know base
This creativeness concept, then can make other change and amendment to these embodiments.So, appended right is wanted
Ask and be intended to be construed to include preferred embodiment and fall into all changes and the amendment of the scope of the invention.
Obviously, those skilled in the art can carry out various change and modification without deviating from this to the present invention
Bright spirit and scope.So, if the present invention these amendment and modification belong to the claims in the present invention and
Within the scope of its equivalent technologies, then the present invention is also intended to comprise these change and modification.
Claims (14)
1. the method for a data feedback, it is characterised in that the method includes:
Receive data corresponding to the first read data request sent from external memory storage, wherein said packet
Need acquisition containing the processor in SOC(system on a chip), and the cache memory in described SOC(system on a chip) is not deposited
The data of storage；
After determining and being properly received described data, give described cache memory by described data feedback.
2. the method for claim 1, it is characterised in that determine whether correctly according to following method
Receive described data:
Carry out data check calculating according to described data, obtain the first check results；
At the second verification knot that the described external memory storage judging described first check results and receive sends
Time the most identical, determine and be properly received described data；Otherwise, it determines data described in garbled-reception.
3. method as claimed in claim 2, it is characterised in that described reception is sent out from external memory storage
The data that the first read data request of sending is corresponding, also include:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
4. method as claimed in claim 2, it is characterised in that described reception is sent out from external memory storage
After the data that the first read data request of sending is corresponding, before determining and being properly received described data, also include:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
5. the method for claim 1, it is characterised in that determine whether correctly according to following method
Receive described data:
Carry out data check calculating according to described data, obtain the first check results；
Described first check results is sent to described external memory storage, and it is anti-to receive described external memory storage
The information whether being properly received described data of feedback；
After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
6. the method as described in Claims 1 to 5 is arbitrary, it is characterised in that described reception is deposited from outside
After data corresponding to the first read data request that reservoir sends, also include:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
7. method as claimed in claim 6, it is characterised in that the method also includes:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
8. the equipment of a data feedback, it is characterised in that this equipment includes:
Receiver module, for receiving data corresponding to the first read data request sent from external memory storage,
Wherein said packet needs acquisition, and the high speed in described SOC(system on a chip) containing the processor in SOC(system on a chip)
The data that buffer storage does not stores；
Feedback module, for after determining and being properly received described data, gives described high speed by described data feedback
Buffer storage.
9. equipment as claimed in claim 8, it is characterised in that described feedback module is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；Judging described first school
When second check results of the described external memory storage transmission testing result and receive is identical, determines and be properly received
Described data；Otherwise, it determines data described in garbled-reception.
10. equipment as claimed in claim 9, it is characterised in that described receiver module is additionally operable to:
While receiving the data that the first read data request sent from external memory storage is corresponding, receive institute
State the second check results that data are corresponding.
11. equipment as claimed in claim 9, it is characterised in that described receiver module is additionally operable to:
Send the second read data request to described external memory storage, and receive described external memory storage feedback
The second check results that described second read data request is corresponding.
12. equipment as claimed in claim 8, it is characterised in that described feedback module is additionally operable to:
Carry out data check calculating according to described data, obtain the first check results；By described first verification knot
Fruit is sent to described external memory storage, and it is described to receive whether being properly received of described external memory storage feedback
The information of data；After receiving the information being properly received described data, determine and be properly received described data；
After the information receiving data described in garbled-reception, determine data described in garbled-reception.
13. as arbitrary in claim 8～12 as described in equipment, it is characterised in that described receiver module is also used
In:
Determined data as described in garbled-reception, after default a period of time, send to described external memory storage
First read data request.
14. equipment as claimed in claim 13, it is characterised in that described feedback module is additionally operable to:
When the number of times determining data described in garbled-reception reaches to set threshold value, notify that described processor is carried out different
Often process.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510268475.3A CN106293978A (en) | 2015-05-22 | 2015-05-22 | A kind of method and apparatus of data feedback |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510268475.3A CN106293978A (en) | 2015-05-22 | 2015-05-22 | A kind of method and apparatus of data feedback |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN106293978A true CN106293978A (en) | 2017-01-04 |
Family
ID=57633291
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510268475.3A Pending CN106293978A (en) | 2015-05-22 | 2015-05-22 | A kind of method and apparatus of data feedback |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN106293978A (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111400717A (en) * | 2019-12-23 | 2020-07-10 | 海光信息技术有限公司 | Data reading method and related device |
| CN112783692A (en) * | 2021-01-12 | 2021-05-11 | 重庆海云捷迅科技有限公司 | SoC data recovery system and method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070180221A1 (en) * | 2006-02-02 | 2007-08-02 | Ibm Corporation | Apparatus and method for handling data cache misses out-of-order for asynchronous pipelines |
| CN101086715A (en) * | 2007-07-23 | 2007-12-12 | 北京中星微电子有限公司 | Method and device for reading CPU code |
| CN102662908A (en) * | 2012-04-23 | 2012-09-12 | 西安电子科技大学 | Method and system for controlling high-speed interface in multi-processor system-on-chip |
-
2015
- 2015-05-22 CN CN201510268475.3A patent/CN106293978A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070180221A1 (en) * | 2006-02-02 | 2007-08-02 | Ibm Corporation | Apparatus and method for handling data cache misses out-of-order for asynchronous pipelines |
| CN101086715A (en) * | 2007-07-23 | 2007-12-12 | 北京中星微电子有限公司 | Method and device for reading CPU code |
| CN102662908A (en) * | 2012-04-23 | 2012-09-12 | 西安电子科技大学 | Method and system for controlling high-speed interface in multi-processor system-on-chip |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111400717A (en) * | 2019-12-23 | 2020-07-10 | 海光信息技术有限公司 | Data reading method and related device |
| CN111400717B (en) * | 2019-12-23 | 2022-03-22 | 海光信息技术股份有限公司 | Data reading method and related device |
| CN112783692A (en) * | 2021-01-12 | 2021-05-11 | 重庆海云捷迅科技有限公司 | SoC data recovery system and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111989580B (en) | Automated test equipment for testing one or more devices under test, method for automated testing of one or more devices under test and computer program for handling command errors | |
| CN108363640B (en) | Data verification method and device and computer readable storage medium | |
| CN106445800A (en) | Chip verification method and device | |
| EP3965110A1 (en) | Circuit and method for capturing and transporting data errors | |
| CN109800104A (en) | Detection method, device, storage medium and the electronic device of data storage | |
| CN110275818B (en) | Post-silicon verification method, post-silicon verification device and storage medium | |
| US9971644B2 (en) | Serial I/O functional tester | |
| CN107483157A (en) | A kind of CRC check method and system based on FPGA | |
| US9003154B2 (en) | Device requiring address allocation, device system and address allocation method | |
| WO2012159368A1 (en) | Blind detection method and device | |
| CN102831058B (en) | Testing method and testing device | |
| CN103593575B (en) | Medical advice reminding method and medical advice reminding system | |
| CN106872879A (en) | Hardware wireless debugging method, device, communication chip and electronic equipment | |
| CN106293978A (en) | A kind of method and apparatus of data feedback | |
| US9940186B2 (en) | Memory controller and method of operating a memory controller | |
| CN108712236B (en) | Information processing method and device and electronic equipment | |
| CN103838638B (en) | Calibration method and device for FPGA plug-in storage | |
| CN113742221A (en) | Method for generating test case, electronic device and storage medium | |
| CN107678967B (en) | Unit test coverage rate generation method and device, readable storage medium and equipment | |
| US20140281719A1 (en) | Explaining excluding a test from a test suite | |
| CN102884744B (en) | For protecting up for the method and apparatus of the packet transmitted by interface | |
| EP2942714A2 (en) | Monitoring method, monitoring apparatus, and electronic device | |
| CN108028530B (en) | ESD detection device, integrated circuit and method applied to digital integrated electronic circuit | |
| CN113535578B (en) | CTS test method, CTS test device and CTS test equipment | |
| US8635566B2 (en) | Parity error detection verification |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20170104 |