CN106250238A - Load balancing application process in multi core chip and system - Google Patents
Load balancing application process in multi core chip and system Download PDFInfo
- Publication number
- CN106250238A CN106250238A CN201610604470.8A CN201610604470A CN106250238A CN 106250238 A CN106250238 A CN 106250238A CN 201610604470 A CN201610604470 A CN 201610604470A CN 106250238 A CN106250238 A CN 106250238A
- Authority
- CN
- China
- Prior art keywords
- kernel
- load
- thread
- multi core
- chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
- G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
- G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
- G06F9/505—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering the load
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2209/00—Indexing scheme relating to G06F9/00
- G06F2209/50—Indexing scheme relating to G06F9/50
- G06F2209/5018—Thread allocation
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Abstract
The invention provides a kind of load balancing application process in multi core chip and system, described method comprises the steps: the thread of load and the operation detecting each kernel;Judge whether the load of this kernel exceedes load threshold;Load such as this kernel exceedes load threshold, then reduce the number of threads of this kernel.The technical scheme that the present invention provides has the advantage effectively reducing load.
Description
Technical field
The present invention relates to electronic applications, particularly relate to a kind of load balancing application process in multi core chip and system.
Background technology
Chip, English is Chip;Chipset is Chipset.Chip generally refers to the carrier of integrated circuit, is also integrated electricity
Road result after designing, manufacture, encapsulate, testing, it is common that the independent entirety that can use immediately." chip " and
" integrated circuit " the two word often mixes and uses, and such as in everybody usual discussion topic, IC design and chip set
What meter was said is a meaning, and chip industry, integrated circuit industry, IC industry are the most also meanings.It practice, the two word
It is related, also has any different.Integrated circuit entity because the integrated circuit of narrow sense, to be often to emphasize presented in chip
Circuit itself is such as simple to only five phaseshift oscillators that element is joined together to form, when it also presents on drawing
When, we can also be its integrated circuit, and when we to take this little integrated circuit apply when, it must be with
One piece of independent material object, or be embedded in bigger integrated circuit, rely on chip to play his effect;Integrated circuit is more
The weight design of circuit and placement-and-routing, chip more accentuator circuit integrated, produce and encapsulate.And the integrated circuit of broad sense, when relating to
And during to industry (being different from other industry), it is also possible to comprise the various implications that chip is relevant.
Existing electronic chip all has multiple kernel, but the load of multiple kernels cannot be carried out by existing electronic chip
Control.
Summary of the invention
Thering is provided a kind of load balancing application process in multi core chip, which solve prior art cannot realize multinuclear
The shortcoming of the load reduction of chip.
On the one hand, it is provided that a kind of load balancing application process in multi core chip, described method comprises the steps:
Detect the load of each kernel and the thread of operation;
Judge whether the load of this kernel exceedes load threshold;
Load such as this kernel exceedes load threshold, then reduce the number of threads of this kernel.
Optionally, described method also includes:
It is assigned in other kernels run by the thread of this kernel reduced.
Optionally, described method also includes:
The thread of this kernel reduced is evenly distributed in other kernels operation.
Second aspect, it is provided that a kind of load balancing application system in multi core chip, described system includes:
Detector unit, for detecting the load of each kernel and the thread of operation;
Judging unit, for judging whether the load of this kernel exceedes load threshold;
Reduce unit, exceed load threshold for the load such as this kernel, then reduce the number of threads of this kernel.
Optionally, described system also includes:
Allocation unit, for being assigned in other kernels run by the thread of this kernel reduced.
Optionally, described system also includes:
All subdivisions, for being evenly distributed in other kernels operation by the thread of this kernel reduced.
The technical scheme that the specific embodiment of the invention provides detects load and the thread of operation of each kernel, such as this
The load of kernel exceedes load threshold, then reduce the number of threads of this kernel, so its advantage with the load reducing chip.
Accompanying drawing explanation
In order to be illustrated more clearly that the embodiment of the present invention or technical scheme of the prior art, below will be to embodiment or existing
In having technology to describe, the required accompanying drawing used is briefly described, it should be apparent that, the accompanying drawing in describing below is only this
Some embodiments of invention, for those of ordinary skill in the art, on the premise of not paying creative work, it is also possible to
Other accompanying drawing is obtained according to these accompanying drawings.
The flow chart of a kind of load balancing that Fig. 1 provides for present invention application process in multi core chip;
The structure chart of a kind of load balancing that Fig. 2 provides for present invention application system in multi core chip.
Detailed description of the invention
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is carried out clear, complete
Describe, it is clear that described embodiment is only a part of embodiment of the present invention rather than whole embodiments wholely.Based on
Embodiment in the present invention, it is every other that those of ordinary skill in the art are obtained under not making creative work premise
Embodiment, broadly falls into the scope of protection of the invention.
A kind of load balancing the answering in multi core chip provided for the present invention the first better embodiment refering to Fig. 1, Fig. 1
With the flow chart of method, the method is completed by electronic chip, and the method is as it is shown in figure 1, comprise the steps:
Step S101, detect the load of each kernel and the thread of operation;
Step S102, judge whether the load of this kernel exceedes load threshold;
Step S103, load such as this kernel exceed load threshold, then reduce the number of threads of this kernel.
The technical scheme that the specific embodiment of the invention provides detects load and the thread of operation of each kernel, such as this
The load of kernel exceedes load threshold, then reduce the number of threads of this kernel, so its advantage with the load reducing chip.
Optionally, said method can also include after step s 103:
It is assigned in other kernels run by the thread of this kernel reduced.
Optionally, said method can also include after step s 103:
The thread of this kernel reduced is evenly distributed in other kernels operation.
A kind of load balancing the answering in multi core chip provided for the present invention the second better embodiment refering to Fig. 2, Fig. 2
By system, this system includes:
Detector unit 201, for detecting the load of each kernel and the thread of operation;
Judging unit 202, for judging whether the load of this kernel exceedes load threshold;
Reduce unit 203, exceed load threshold for the load such as this kernel, then reduce the number of threads of this kernel.
The technical scheme that the specific embodiment of the invention provides detects load and the thread of operation of each kernel, such as this
The load of kernel exceedes load threshold, then reduce the number of threads of this kernel, so its advantage with the load reducing chip.
Optionally, said system can also include:
Allocation unit 204, for being assigned in other kernels run by the thread of this kernel reduced.
Optionally, said system can also include:
All subdivisions 205, for being evenly distributed in other kernels operation by the thread of this kernel reduced.
It should be noted that for aforesaid each method embodiment or embodiment, in order to be briefly described, therefore by its all table
Stating as a series of combination of actions, but those skilled in the art should know, the present invention is not by described sequence of movement
Restriction, because of according to the present invention, some step can use other orders or carry out simultaneously.Secondly, people in the art
Member also should know, embodiment described in the specification or embodiment belong to preferred embodiment, involved action and list
Necessary to the unit not necessarily present invention.
In the above-described embodiments, the description to each embodiment all emphasizes particularly on different fields, and does not has the portion described in detail in certain embodiment
Point, may refer to the associated description of other embodiments.
Step in embodiment of the present invention method can carry out order according to actual needs and adjust, merges and delete.
Unit in embodiment of the present invention device can merge according to actual needs, divides and delete.This area
The feature of the different embodiments described in this specification and different embodiment can be combined or combine by technical staff.
Through the above description of the embodiments, those skilled in the art it can be understood that to the present invention permissible
Realize with hardware, or firmware realizes, or combinations thereof mode realizes.When implemented in software, can be by above-mentioned functions
It is stored in computer-readable medium or is transmitted as the one or more instructions on computer-readable medium or code.Meter
Calculation machine computer-readable recording medium includes computer-readable storage medium and communication media, and wherein communication media includes being easy to from a place to another
The individual local any medium transmitting computer program.Storage medium can be any usable medium that computer can access.With
As a example by this but be not limited to: computer-readable medium can include random access memory (Random Access Memory,
RAM), read only memory (Read-Only Memory, ROM), EEPROM (Electrically
Erasable Programmable Read-Only Memory, EEPROM), read-only optical disc (Compact Disc Read-
Only Memory, CD-ROM) or other optical disc storage, magnetic disk storage medium or other magnetic storage apparatus or can be used in
Carry or store and there is instruction or the desired program code of data structure form can be by any other of computer access
Medium.In addition.Any connection can be suitable become computer-readable medium.Such as, if software is to use coaxial cable, light
Fine optical cable, twisted-pair feeder, Digital Subscriber Line (Digital Subscriber Line, DSL) or such as infrared ray, radio and
The wireless technology of microwave etc from website, server or other remote source, then coaxial cable, optical fiber cable, double
The wireless technology of twisted wire, DSL or such as infrared ray, wireless and microwave etc be included in affiliated medium fixing in.Such as this
Bright used, dish (Disk) and dish (disc) include compress laser disc (CD), laser dish, laser disc, Digital Versatile Disc (DVD),
Floppy disk and Blu-ray Disc, the duplication data of the usual magnetic of its mid-game, dish then carrys out the duplication data of optics with laser.Group above
Close within should also be as being included in the protection domain of computer-readable medium.
In a word, the foregoing is only the preferred embodiment of technical solution of the present invention, be not intended to limit the present invention's
Protection domain.All within the spirit and principles in the present invention, any modification, equivalent substitution and improvement etc. made, should be included in
Within protection scope of the present invention.
Claims (6)
1. the load balancing application process in multi core chip, it is characterised in that described method comprises the steps:
Detect the load of each kernel and the thread of operation;
Judge whether the load of this kernel exceedes load threshold;
Load such as this kernel exceedes load threshold, then reduce the number of threads of this kernel.
Method the most according to claim 1, it is characterised in that described method also includes:
It is assigned in other kernels run by the thread of this kernel reduced.
Method the most according to claim 1, it is characterised in that described method also includes:
The thread of this kernel reduced is evenly distributed in other kernels operation.
4. the load balancing application system in multi core chip, it is characterised in that described system includes:
Detector unit, for detecting the load of each kernel and the thread of operation;
Judging unit, for judging whether the load of this kernel exceedes load threshold;
Reduce unit, exceed load threshold for the load such as this kernel, then reduce the number of threads of this kernel.
System the most according to claim 4, it is characterised in that described system also includes:
Allocation unit, for being assigned in other kernels run by the thread of this kernel reduced.
System the most according to claim 4, it is characterised in that described system also includes:
All subdivisions, for being evenly distributed in other kernels operation by the thread of this kernel reduced.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610604470.8A CN106250238A (en) | 2016-07-27 | 2016-07-27 | Load balancing application process in multi core chip and system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610604470.8A CN106250238A (en) | 2016-07-27 | 2016-07-27 | Load balancing application process in multi core chip and system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN106250238A true CN106250238A (en) | 2016-12-21 |
Family
ID=57604580
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610604470.8A Pending CN106250238A (en) | 2016-07-27 | 2016-07-27 | Load balancing application process in multi core chip and system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN106250238A (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018018452A1 (en) * | 2016-07-27 | 2018-02-01 | 李媛媛 | Load balance application method and system in multi-core chip |
CN112256383A (en) * | 2019-07-22 | 2021-01-22 | 深信服科技股份有限公司 | Method, device, equipment and medium for adjusting CPU core number of virtual machine |
CN113094172A (en) * | 2021-04-01 | 2021-07-09 | 北京天融信网络安全技术有限公司 | Server management method and device applied to distributed storage system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1985242A (en) * | 2003-04-23 | 2007-06-20 | 国际商业机器公司 | Accounting method and logic for determining per-thread processor resource utilization in a simultaneous multi-threaded (SMT) processor |
US9317331B1 (en) * | 2012-10-31 | 2016-04-19 | The Mathworks, Inc. | Interactive scheduling of an application on a multi-core target processor from a co-simulation design environment |
-
2016
- 2016-07-27 CN CN201610604470.8A patent/CN106250238A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1985242A (en) * | 2003-04-23 | 2007-06-20 | 国际商业机器公司 | Accounting method and logic for determining per-thread processor resource utilization in a simultaneous multi-threaded (SMT) processor |
US9317331B1 (en) * | 2012-10-31 | 2016-04-19 | The Mathworks, Inc. | Interactive scheduling of an application on a multi-core target processor from a co-simulation design environment |
Non-Patent Citations (1)
Title |
---|
张骏 等: ""多核、多线程处理器的低功耗设计技术研究"", 《计算机科学》 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2018018452A1 (en) * | 2016-07-27 | 2018-02-01 | 李媛媛 | Load balance application method and system in multi-core chip |
CN112256383A (en) * | 2019-07-22 | 2021-01-22 | 深信服科技股份有限公司 | Method, device, equipment and medium for adjusting CPU core number of virtual machine |
CN112256383B (en) * | 2019-07-22 | 2024-04-09 | 深信服科技股份有限公司 | Method, device, equipment and medium for adjusting CPU core number of virtual machine |
CN113094172A (en) * | 2021-04-01 | 2021-07-09 | 北京天融信网络安全技术有限公司 | Server management method and device applied to distributed storage system |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN106250238A (en) | Load balancing application process in multi core chip and system | |
CN106203927A (en) | Air Logistics flight selection method and system | |
CN106227606A (en) | The method and system of many interval distribution electronic chip voltages | |
CN106292950A (en) | Many interval temperature values are in the application process of multi core chip and system | |
CN106056837A (en) | Noise alarm method and system of electronic chip | |
CN106292976A (en) | Electronic chip builtin voltage distribution method and system | |
CN106203925A (en) | Automobile logistics website method and system | |
CN106292996A (en) | Voltage based on multi core chip reduces method and system | |
CN106292995A (en) | Application process that electric current is limited in multi core chip and system | |
CN106227604A (en) | In chip, temperature reduces method and system | |
CN106201725A (en) | The power realization method and system of multi core chip | |
CN106293935A (en) | Electric current is in the how interval distribution method within multi core chip and system | |
CN106254662A (en) | Interior of mobile phone control method and system | |
CN106201728A (en) | Power distribution methods based on many interval distribution and system | |
CN106250237A (en) | Power distribution method in electronic chip and system | |
CN106155815A (en) | Electric current distribution method in multiple kernels and system | |
CN106250235A (en) | Multi-task scheduling methods based on many core chip and system | |
CN106202773A (en) | The noise modulated method and system of electronic chip | |
CN106227312A (en) | The how interval ventilation control method of electronic chip and system | |
CN106201726A (en) | Many core chip thread distribution method and system | |
CN106200740A (en) | The voltage modulated method and system of electronic chip | |
CN106199149A (en) | The electric current alarm method of electronic chip and system | |
CN106228269A (en) | Automobile logistics vehicle system of selection and system | |
CN106018933A (en) | Electronic chip voltage alarming method and system | |
CN106303032A (en) | The control method of surf time and system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20161221 |
|
RJ01 | Rejection of invention patent application after publication |