CN106200744B - Power management chip prevent start electric voltage exception mu balanced circuit - Google Patents

Power management chip prevent start electric voltage exception mu balanced circuit Download PDF

Info

Publication number
CN106200744B
CN106200744B CN201610754567.7A CN201610754567A CN106200744B CN 106200744 B CN106200744 B CN 106200744B CN 201610754567 A CN201610754567 A CN 201610754567A CN 106200744 B CN106200744 B CN 106200744B
Authority
CN
China
Prior art keywords
comparator
resistance
resistor
balanced circuit
voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201610754567.7A
Other languages
Chinese (zh)
Other versions
CN106200744A (en
Inventor
李文芳
张先明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
TCL China Star Optoelectronics Technology Co Ltd
Original Assignee
Shenzhen China Star Optoelectronics Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen China Star Optoelectronics Technology Co Ltd filed Critical Shenzhen China Star Optoelectronics Technology Co Ltd
Priority to CN201610754567.7A priority Critical patent/CN106200744B/en
Publication of CN106200744A publication Critical patent/CN106200744A/en
Application granted granted Critical
Publication of CN106200744B publication Critical patent/CN106200744B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G05CONTROLLING; REGULATING
    • G05FSYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F1/00Automatic systems in which deviations of an electric quantity from one or more predetermined values are detected at the output of the system and fed back to a device within the system to restore the detected quantity to its predetermined value or values, i.e. retroactive systems
    • G05F1/10Regulating voltage or current
    • G05F1/46Regulating voltage or current wherein the variable actually regulated by the final control device is dc
    • G05F1/56Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices
    • G05F1/562Regulating voltage or current wherein the variable actually regulated by the final control device is dc using semiconductor devices in series with the load as final control devices with a threshold detection shunting the control path of the final control device

Abstract

What the present invention provided a kind of power management chip prevents from starting the mu balanced circuit of electric voltage exception, mu balanced circuit includes OR circuit, multiplexer, operational amplifier, first comparator and the second comparator, the first input end of multiplexer, which is used to receive, starts voltage, the output end of operational amplifier connects the normal phase input end of first comparator by the first bleeder circuit, the inverting input of first comparator receives the first reference voltage, the normal phase input end of second comparator is used to receive one second reference voltage, the inverting input of first comparator is also connected with the second input of multiplexer, first input end connects the inverting input of the second comparator, the output end of the first comparator is connected the selection control end of the multiplexer with the output end of second comparator by the OR circuit, the output end of the multiplexer is used to export first reference voltage after the startup voltage appearance exception is less than second reference voltage.

Description

Power management chip prevent start electric voltage exception mu balanced circuit
Technical field
The present invention relates to field of power supplies, more particularly to a kind of voltage stabilizing for preventing startup electric voltage exception of power management chip are electric Road.
Background technology
Power management chip is very important chip in electronic equipment, and power management chip is carried on a shoulder pole in electronic apparatus system The responsibility of conversion to electric energy, distribution, detection and other electric energy managements is shouldered, but is tested in some power supply chips before dispatching from the factory During poor starting occurs at low temperature, to find out its cause, be because starting and suppressing and can become at low temperature under, and start electricity Pressure is started resistance by current source connection one and produced, and starting the resistance of resistance at low temperature can diminish, and cause to start voltage Diminish, so that the voltage for causing power management chip to export does not reach test request.
The content of the invention
To overcome the deficiencies in the prior art, the present invention provide a kind of power management chip prevent start the steady of electric voltage exception Volt circuit.
What the present invention provided a kind of power management chip prevents from starting the mu balanced circuit of electric voltage exception, the mu balanced circuit bag An OR circuit, a multiplexer, an operational amplifier, a first comparator and one second comparator are included, the multichannel is answered It is used to receive a startup voltage with a first input end of device, the output end of the multiplexer connects the operational amplifier Normal phase input end, the output end of the operational amplifier passes through the positive that one first bleeder circuit connects the first comparator Input, the inverting input of the first comparator receives one first reference voltage, the positive input of second comparator Hold for receiving one second reference voltage, the inverting input of the first comparator is also connected with the one the of the multiplexer Two inputs, the first input end connects the inverting input of second comparator, the output end of the first comparator The selection control end of the multiplexer is connected by the OR circuit with the output end of second comparator, it is described many The output end of path multiplexer be used for the startup voltage occur it is abnormal and less than exporting described the after second reference voltage One reference voltage.
Further, the mu balanced circuit also includes a current source, and the current source starts resistance eutral grounding by one, described Start resistance to connect one end connection first input end of the current source to export the startup voltage.
Further, the mu balanced circuit also includes a band gap reference, band gap reference connection first ratio It is used to export first reference voltage compared with the inverting input of device.
Further, the inverting input of the first comparator is compared by one second bleeder circuit connection described second The normal phase input end of device, second reference voltage is obtained by the first reference voltage partial pressure.
Further, second bleeder circuit includes a first resistor and a second resistance, the one of the first resistor The inverting input of the end connection first comparator, the other end of the first resistor is grounded by the second resistance, institute The other end for stating first resistor is also connected with the normal phase input end of second comparator.
Further, the resistance ratio of the first resistor and the second resistance is:1:9.
Further, the output end of the operational amplifier passes through a capacity earth.
Further, the output end of the operational amplifier connects the anti-phase of the operational amplifier by a first resistor Input, the inverting input of the operational amplifier is grounded by a second resistance, the first resistor and the described second electricity The resistance ratio of resistance is 4:1.
Further, first bleeder circuit includes first resistor and a second resistance, one end of the first resistor The output end of the operational amplifier is connected, the other end of the first resistor is grounded by the second resistance, described first The other end of resistance is also connected with the normal phase input end of the first comparator.
Further, the resistance ratio of the first resistor and the second resistance is:2.8:1.
In the present invention, the output end of the multiplexer is used for exception occur and less than described in the startup voltage First reference voltage is exported after second reference voltage, so that op-amp output voltage is starting voltage appearance exception When can keep stable.
Brief description of the drawings
Fig. 1 prevents from starting the circuit connection diagram of the mu balanced circuit of electric voltage exception for power management chip of the present invention.
Embodiment
Below, various embodiments of the present invention will be described in detail with reference to accompanying drawing.
Referring to Fig. 1, power management chip of the present invention prevent start electric voltage exception mu balanced circuit better embodiment Compare including an OR circuit 10, a multiplexer MUX, an operational amplifier OP, a first comparator COMP1 and one second Device COMP2, the multiplexer MUX first input end (0) are used to receive a startup voltage Vstarup, the multichannel answer The normal phase input end of the operational amplifier OP is connected with device MUX output end, the output end of the operational amplifier OP passes through One first bleeder circuit 70 connects the normal phase input end of the first comparator COMP1, and the first comparator COMP1's is anti-phase Input receives one first reference voltage, and the normal phase input end of the second comparator COMP2 is used to receive one second with reference to electricity Pressure, the inverting input of the first comparator COMP1 is also connected with one second input of the multiplexer MUX, described First input end connects the inverting input of the second comparator COMP2, the output end of the first comparator COMP1 and institute The output end for stating the second comparator COMP2 connects the selection control end of the multiplexer MUX by the OR circuit 10.
First bleeder circuit 70 includes resistance R3 and resistance R4, and one end of the resistance R3 connects the computing and put Big device OP output end, the other end of the resistance R3 is grounded by the resistance R4, and the other end of the resistance R3 is also connected with The normal phase input end of the first comparator COMP1.The resistance R3 and the resistance R4 resistance ratio is:2.8:1.
The mu balanced circuit also includes a current source 30, and the current source 30 starts resistance R by onestarupGround connection is described Start resistance RstarupThe one end for connecting the current source 30 connects the first input end to export the startup voltage Vstarup
The mu balanced circuit also includes a band gap reference 50, and the band gap reference 50 connects the first comparator COMP1 inverting input and be used to export first reference voltage.In the present embodiment, the band gap reference 50 is exported The first reference voltage magnitude of voltage be 1.0V.
The inverting input of the first comparator COMP1 connects second comparator by one second bleeder circuit 90 Normal phase input end, second reference voltage obtains by the first reference voltage partial pressure.
Second bleeder circuit includes resistance R5 and resistance R6, the resistance R5 one end connect the first comparator COMP1 inverting input, the other end of the resistance R5 is grounded by the resistance R6, and the other end of the resistance R5 also connects Connect the normal phase input end of the second comparator COMP2.The resistance R5 and the resistance R6 resistance ratio is:1:9.
The output end of the operational amplifier OP passes through resistance R1 connections operational amplifier OP inverting input, institute The inverting input for stating operational amplifier OP is grounded by resistance R2, and the resistance R1 and the resistance R2 resistance ratio are 4: 1。
Starting voltage VstarupUnder normal circumstances, voltage V is startedstarupMore than the second reference voltage (0.9V), the second ratio Low level is exported compared with device COMP2, the voltage V1do of the output end of operational amplifier OP branch pressure voltage value is more than the first ginseng Voltage (1.0V) is examined, the first comparator COMP1 can export high level, after the OR circuit 10, the multichannel Multiplexer MUX selection control end is high level, and the voltage of the multiplexer MUX outputs is equal to the first reference voltage (1.0V), the voltage V1do of the output end of the operational amplifier OP is 5.0V, described when the mu balanced circuit is located at low temperature Start voltage VstarupLess than the second reference voltage (0.9V), after the OR circuit 10, the multiplexer MUX Selection control end for described in high level multiplexer MUX export voltage be equal to the first reference voltage (1.0V), therefore, nothing By starting, voltage is just abnormal, and the mu balanced circuit can ensure that the voltage V1do's of the output end of the operational amplifier OP is steady It is qualitative.
Although the present invention has shown and described with reference to specific embodiment, it should be appreciated by those skilled in the art that: In the case where not departing from the spirit and scope of the present invention limited by claim and its equivalent, can carry out herein form and Various change in details.

Claims (10)

1. a kind of power management chip prevent start electric voltage exception mu balanced circuit, it is characterised in that:The circuit includes one OR circuit, a multiplexer, an operational amplifier, a first comparator and one second comparator, the multiplexer A first input end be used to receiving one and start voltage, the output end of the multiplexer is connecting the operational amplifier just Phase input, the positive that the output end of the operational amplifier connects the first comparator by one first bleeder circuit is inputted End, the inverting input of the first comparator receives one first reference voltage, and the normal phase input end of second comparator is used In receiving one second reference voltage, it is one second defeated that the inverting input of the first comparator is also connected with the multiplexer Enter end, the first input end connects the inverting input of second comparator, the output end of the first comparator and institute The output end for stating the second comparator connects the selection control end of the multiplexer by the OR circuit, and the multichannel is answered It is used to be less than after second reference voltage in the startup voltage appearance exception with the output end of device and exports first ginseng Examine voltage.
2. mu balanced circuit according to claim 1, it is characterised in that the mu balanced circuit also includes a current source, described Current source starts resistance eutral grounding by one, the startup resistance connect the current source one end connect the first input end with Export the startup voltage.
3. mu balanced circuit according to claim 1, it is characterised in that the mu balanced circuit also includes a band gap reference, The band gap reference connects the inverting input of the first comparator and is used to export first reference voltage.
4. mu balanced circuit according to claim 3, it is characterised in that the inverting input of the first comparator passes through one Second bleeder circuit connects the normal phase input end of second comparator, and second reference voltage is by first reference voltage Partial pressure and obtain.
5. mu balanced circuit according to claim 4, it is characterised in that second bleeder circuit include a first resistor and One second resistance, one end of the first resistor connects the inverting input of the first comparator, the first resistor it is another One end is grounded by the second resistance, and the other end of the first resistor is also connected with the positive input of second comparator End.
6. mu balanced circuit according to claim 5, it is characterised in that the resistance of the first resistor and the second resistance Ratio is:1:9.
7. mu balanced circuit according to claim 1, it is characterised in that the output end of the operational amplifier passes through an electric capacity Ground connection.
8. mu balanced circuit according to claim 1, it is characterised in that the output end of the operational amplifier passes through one first Resistance connects the inverting input of the operational amplifier, and the inverting input of the operational amplifier is connect by a second resistance The resistance ratio of ground, the first resistor and the second resistance is 4:1.
9. mu balanced circuit according to claim 1, it is characterised in that first bleeder circuit includes first resistor and one Second resistance, one end of the first resistor connects the output end of the operational amplifier, and the other end of the first resistor leads to The second resistance ground connection is crossed, the other end of the first resistor is also connected with the normal phase input end of the first comparator.
10. mu balanced circuit according to claim 9, it is characterised in that the resistance of the first resistor and the second resistance Value ratio is:2.8:1.
CN201610754567.7A 2016-08-29 2016-08-29 Power management chip prevent start electric voltage exception mu balanced circuit Active CN106200744B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610754567.7A CN106200744B (en) 2016-08-29 2016-08-29 Power management chip prevent start electric voltage exception mu balanced circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610754567.7A CN106200744B (en) 2016-08-29 2016-08-29 Power management chip prevent start electric voltage exception mu balanced circuit

Publications (2)

Publication Number Publication Date
CN106200744A CN106200744A (en) 2016-12-07
CN106200744B true CN106200744B (en) 2017-10-27

Family

ID=57527504

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610754567.7A Active CN106200744B (en) 2016-08-29 2016-08-29 Power management chip prevent start electric voltage exception mu balanced circuit

Country Status (1)

Country Link
CN (1) CN106200744B (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102419608A (en) * 2011-12-07 2012-04-18 西安启芯微电子有限公司 Soft start circuit based on feedback voltage clamping soft start signal
CN204031553U (en) * 2014-08-21 2014-12-17 浙江东和电子科技有限公司 A kind of LED drive circuit and soft starting circuit thereof
CN104821708A (en) * 2015-05-13 2015-08-05 无锡芯朋微电子股份有限公司 Circuit structure improving EFT noise immunity of primary-side feedback power supply system
CN104980012A (en) * 2015-07-09 2015-10-14 成都智芯恒远电子科技有限公司 Rapid soft-starting circuit

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI482409B (en) * 2012-03-28 2015-04-21 Anpec Electronics Corp Constant-on-time generating circuit and buck converter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102419608A (en) * 2011-12-07 2012-04-18 西安启芯微电子有限公司 Soft start circuit based on feedback voltage clamping soft start signal
CN204031553U (en) * 2014-08-21 2014-12-17 浙江东和电子科技有限公司 A kind of LED drive circuit and soft starting circuit thereof
CN104821708A (en) * 2015-05-13 2015-08-05 无锡芯朋微电子股份有限公司 Circuit structure improving EFT noise immunity of primary-side feedback power supply system
CN104980012A (en) * 2015-07-09 2015-10-14 成都智芯恒远电子科技有限公司 Rapid soft-starting circuit

Also Published As

Publication number Publication date
CN106200744A (en) 2016-12-07

Similar Documents

Publication Publication Date Title
US11360139B2 (en) Method for testing a power module
CN101251585A (en) Method and apparatus for checking global error of high voltage energy metering installation
US9835655B2 (en) Output current monitoring circuit
CN202041583U (en) Sweep-frequency measuring device for short-circuit impedance of transformer
CN207215903U (en) A kind of DCR of Transformer and transformer voltage ratio group tester
CN106200744B (en) Power management chip prevent start electric voltage exception mu balanced circuit
WO2017154277A1 (en) Inspection device, control method for same, and control program
US11143704B2 (en) Power generation system test apparatus and method
CN206193208U (en) USB power supply unit's output back -off test system and mancarried device
CN106443252B (en) The test circuit and mobile device system of detection are powered to mobile device system
MD445Z (en) Impedance meter
CN108572305A (en) A kind of method and device of automatic Amplifier quiescent point
CN103743942A (en) Detection method for initiating explosive device leakage current of power distribution module with solid relay
CN102654512A (en) Wind speed testing device
CN206248804U (en) The charging quality test system and mancarried device of a kind of USB electric supply installations
CN206710501U (en) A kind of two-way load sense circuitry for square-wave generator
CN110133374B (en) Detection circuit and power supply circuit
CN207817056U (en) A kind of distribution products micro energy lose great current tester
TW201035565A (en) Output impendence measure method and device
CN206178114U (en) 5V, 12V 5A DC power supply tester
CN203551640U (en) Test circuit
CN219434949U (en) Test circuit and test device
WO2015184923A1 (en) Charging control method, terminal and charger
CN215010276U (en) Remote controller and system for testing cloud real machine
Sunil et al. Design of Low Noise and Low Power LDO for Sensor Application

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant