CN106160541A - The mid-point voltage Ripple Suppression system and method optimized based on off state - Google Patents

The mid-point voltage Ripple Suppression system and method optimized based on off state Download PDF

Info

Publication number
CN106160541A
CN106160541A CN201610585375.8A CN201610585375A CN106160541A CN 106160541 A CN106160541 A CN 106160541A CN 201610585375 A CN201610585375 A CN 201610585375A CN 106160541 A CN106160541 A CN 106160541A
Authority
CN
China
Prior art keywords
phase
level inverter
signal
level
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610585375.8A
Other languages
Chinese (zh)
Inventor
吕建国
胡文斌
吴馥云
李冬莹
姚凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanjing University of Science and Technology
Original Assignee
Nanjing University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanjing University of Science and Technology filed Critical Nanjing University of Science and Technology
Priority to CN201610585375.8A priority Critical patent/CN106160541A/en
Publication of CN106160541A publication Critical patent/CN106160541A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483Converters with outputs that each can have more than two voltages levels
    • H02M7/487Neutral point clamped inverters
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/14Arrangements for reducing ripples from dc input or output
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H02M7/5387Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters in a bridge configuration
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00Details of apparatus for conversion
    • H02M1/0003Details of control, feedback or regulation circuits
    • H02M1/0038Circuits or arrangements for suppressing, e.g. by masking incorrect turn-on or turn-off signals, e.g. due to current spikes in current mode control

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The invention discloses a kind of mid-point voltage Ripple Suppression system and method optimized based on off state.This system includes three-level inverter and digital processing control module, and wherein digital processing control module includes sampling unit, Closed Loop Control Unit and the space vector pulse width modulation unit being sequentially connected with;The outfan of described space vector pulse width modulation unit accesses three-level inverter every phase each switching tube of brachium pontis by drive circuit.The method is: in each switch periods, and sampling unit gathers the DC bus-bar voltage signal of three-level inverter, the three-phase voltage signal of three-level inverter output and three-phase current signal respectively;The signal collected processes through Closed Loop Control Unit and obtains three-phase fundamental modulation signal;Three-phase fundamental modulation signal obtains pulse-width modulation control signal through space vector pulse width modulation cell processing, and this signal controls the duty of three-level inverter every phase switching tube through drive circuit.The present invention can suppress three-level inverter dc bus mid-point voltage ripple, optimize the output waveform quality of three-level inverter.

Description

The mid-point voltage Ripple Suppression system and method optimized based on off state
Technical field
The invention belongs to the control technical field in Technics of Power Electronic Conversion technology, particularly a kind of based on off state optimization Mid-point voltage Ripple Suppression system and method.
Background technology
In recent years, high-power conversion occasion during three-level inverter has been widely used in high pressure;Its circuit topology is tied Structure and control method become current study hotspot.Comparing two-level inverter, three-level inverter has switch tube voltage The plurality of advantages such as stress is low, electromagnetic noise is little, harmonic wave of output voltage aberration rate is low.
The topology of three-level inverter substantially can be divided three classes: diode-clamped, cascade connection type, striding capacitance type, its In most widely used for Diode-clamped inverter.Three level Diode-clamped inverters can be divided into neutral point clamp type (NPC) inverter and T-shaped inverter.The control method of three-level inverter mainly has: sinusoidal pulse width modulation (SPWM), space are vowed Amount pulsewidth modulation (SVPWM), third-harmonic zero-sequence voltage pulsewidth modulation (THIPWM), discontinuous PWM (DPWM) etc..With SPWM Method is compared, and SVPWM method improves DC bus-bar voltage utilization rate, it is easier to the optimization of whole switch mode peace treaty bundle condition Process, and be more suitable for being realized by Digital Signal Processing (digital signal processor, DSP).Therefore, ordinary circumstance Under, SVPWM method is more favourable.
In recent years, in order to optimize traditional three level SVPWM methods, experts and scholars propose various new modulator approach. For the three-level inverter of high switching frequency, professor J.Holtz proposes a kind of based on field programmable gate array (Field Programmable Gate Array, FPGA) novel SVPWM manipulator, which overcome the basic shortcoming of existing scheme.One A little scholars, such as at document Comparisons of space-vector modulation and carrier-based modulation of multilevel inverter[J].IEEE Transactions on Power Electronics, 2008,23 (1): 45-51, associate professor Yao Wenxi et al. proposes based on 60oThe novel SVPWM method of coordinate system.Also have Scholar, such as at document Comprehensive Study on Equivalent Modulation Waveforms of the SVM Sequence for Three-Level Inverters[J].IEEE Transactions on Power Electronics, 2015,30 (12): 7149-7158, Chen Juan et al. are by injecting zero in the sinusoidal modulation wave to SPWM method The mode of order components or common-mode voltage realizes SVPWM method, although carried modulator approach reduces the complexity of Vector operation, But the on off state of SVPWM modulating wave is not optimized.
When using traditional three level SVPWM method, it is relatively big to there is mid-point voltage ripple in three-level inverter, output waveform Of low quality, modulating wave expression formula is more complicated, it is difficult to set up unified mid-point voltage model, is not easy to mid-point voltage controller and sets The shortcoming of meter.
Summary of the invention
It is an object of the invention to provide that a kind of control method is simple, be prone to optimizing based on off state of Digital Implementation Mid-point voltage Ripple Suppression system and method.
The technical solution realizing the object of the invention is: a kind of mid-point voltage Ripple Suppression optimized based on off state System, it is characterised in that include three-level inverter and digital processing control module, wherein digital processing control module includes suitable The sampling unit of secondary connection, Closed Loop Control Unit and space vector pulse width modulation unit;Described sampling unit gathers three electricity respectively The three-phase voltage signal of the DC bus-bar voltage signal of flat inverter, three-level inverter output, three-level inverter export Three-phase current signal, the outfan of space vector pulse width modulation unit accesses three-level inverter every phase brachium pontis by drive circuit Each switching tube;
In each switch periods, the sampling unit of digital processing control module gathers the direct current of three-level inverter respectively The three-phase voltage signal of bus voltage signal, three-level inverter output, the three-phase current signal of three-level inverter output;Adopt Collect to signal through Closed Loop Control Unit process obtain three-phase fundamental modulation signal;Three-phase fundamental modulation signal is through space vector arteries and veins Wide modulating unit processes and obtains pulse-width modulation control signal, and this pulse-width modulation control signal can suppress three-level inverter direct current Bus mid-point voltage ripple, the output waveform quality of optimization three-level inverter;Described pulse-width modulation control signal is through driving electricity Road controls the duty of three-level inverter every phase switching tube.
Preferably, described digital processing control module is TMS320F28335 chip.
A kind of mid-point voltage Ripple Suppression method optimized based on off state, the method is used for using space vector modulation The three-level inverter of method, comprises the following steps:
Step 1, in each switch periods, the sampling unit of digital processing control module gathers three-level inverter respectively DC bus-bar voltage signal, three-level inverter output three-phase voltage signal, three-level inverter output three-phase current Signal;
Step 2, Closed Loop Control Unit through Clarke conversion, Park conversion, obtain two according to the signal collected in step 1 D axle under cordic phase rotator system and q axle component, d axle and q axle component carry out PID tune with base reference signal respectively Joint obtains error signal, and error signal, again through Park inverse transformation, Clarke inverse transformation, exports three-phase fundamental modulation signal;
Step 3, space vector pulse width modulation unit, according to the three-phase fundamental modulation signal obtained in step 2, optimize three-phase The on off state of brachium pontis, obtains the switching instant t of three-phase brachium pontis output levela、tb、tc, by ta、tb、tcCompare with triangular carrier, Obtain pulse-width modulation control signal;
Gained pulse-width modulation control signal in step 3 is distributed to three-level inverter every phase brachium pontis by step 4, drive circuit Each switching tube, controls the duty of three-level inverter, suppresses three-level inverter dc bus mid-point voltage simultaneously Ripple, the output waveform quality of optimization three-level inverter.
Further, space vector pulse width modulation unit described in step 3 is according to the three-phase fundamental modulation obtained in step 2 Signal, optimizes the on off state of three-phase brachium pontis, obtains the switching instant t of three-phase brachium pontis output levela、tb、tc, by ta、tb、tcWith Triangular carrier compares, it is thus achieved that pulse-width modulation control signal, concretely comprises the following steps:
(1) interval division and judgement:
Under biphase rest frame i.e. alpha-beta coordinate system, α axle is transverse axis, and β axle is the longitudinal axis, divides space vector interval, α Positive and negative 30 degree of scopes of axle, as big sector I, successively counterclockwise, every 60 degree divide a big sector, complete 6 big fans Division;
To synthesis reference vector VrefDeduct a small vector Vm, VrefChange into the synthesized reference vector V of equivalenceref, i.e. Three dimensional vector diagram is equivalent to two level space vector interval graphs;After determining big sector, according to VrefPhase angle judge institute Minizone, place;And it is similar to two level SVPWM Vector modulation Computing Principles, obtain synthesizing VrefThree vector these three vectors Action time;
(2) optimization of on off state in switch periods:
Switch periods TsIn, by controlling the persistent period of three-level inverter a certain phase brachium pontis P-state with another The persistent period of one phase brachium pontis N-state is equal, or the holding of the persistent period of a certain phase brachium pontis N-state and another phase brachium pontis P-state The continuous time is equal, thus optimizes on off state, reduces dc bus mid-point voltage undulate quantity;
(3) vector participating in synthesis calculates action time:
According to the optimization method of on off state in switch periods, respectively obtain synthesis VrefAction time of three vectors, And then obtain the switching instant t of three-level inverter three-phase brachium pontis output levela、tb、tc
(4) pulse-width modulation control signal generates
Switching instant value t by the three-phase brachium pontis output level of step (3) gaineda、tb、tcCompare with triangular carrier, Obtain three-phase brachium pontis pulse-width modulation control signal.
Compared with prior art, its remarkable advantage is the present invention: (1) is interval by repartitioning space vector, will pass Three level SVPWMs of uniting are reduced to two level SVPWMs so that interval judgement and Vector modulation calculate and be more easy to realize;(2) in switch week In phase, according to the phase angle range condition of synthesized reference vector, select phase brachium pontis " P " (or " N ") state and another phase brachium pontis " N " The persistent period of (or " P ") state is equal, simplifies the expression formula of modulating wave;(3) at fundamental modulation than the model for [0,1.15] In enclosing, modulating wave is saddle type ripple, effectively reduces mid-point voltage ripple, improves output waveform quality.
Accompanying drawing explanation
Fig. 1 is the structure chart of the mid-point voltage Ripple Suppression system that the present invention optimizes based on off state.
Fig. 2 is traditional three level SVPWM space vector interval division figures.
Fig. 3 is the space vector interval division figure of the present invention.
Fig. 4 is the equivalence two level space vector interval graph of the present invention, and wherein (a) is synthesized reference vector VrefIn I-3 district Between vector interval graph, (b) be equivalence synthesized reference vector Vref' at I-3 interval vector interval graph.
Fig. 5 is to work as VrefThe on off sequence figure of tradition three level SVPWM methods when the I-1 interval shown in Fig. 2.
Fig. 6 is to work as VrefThe on off sequence figure of the present invention when the I-3 interval shown in Fig. 3.
Fig. 7 is a phase brachium pontis modulating wave oscillogram of traditional three level SVPWMs.
Fig. 8 is a phase brachium pontis modulating wave oscillogram of the inventive method.
Fig. 9 is the main circuit structure figure of NPC three-level inverter.
Figure 10 is the mid-point voltage ripple curve chart of two kinds of modulator approaches.
Figure 11 is the experimental result comparison diagram of two kinds of modulator approaches, and wherein (a) is the experiment of traditional three level SVPWM methods Oscillogram, (b) is the experimental waveform figure of the inventive method, and (c) is the THD analysis result figure of traditional three level SVPWM methods, D () is the THD analysis result figure of the inventive method.
Figure 12 is THD and mid-point voltage ripple measurement result figure, and wherein (a) is THD measurement result figure, and (b) is midpoint electricity Embossing wave measurements figure.
Detailed description of the invention
Below in conjunction with the accompanying drawings and the present invention is described in further detail by specific embodiment.
The mid-point voltage Ripple Suppression system that the present invention optimizes based on off state, by repartitioning space vector district Between, traditional three level SVPWMs are reduced to two level SVPWMs so that interval judgement and Vector modulation calculate and be more easy to realize.Opening In the cycle of pass, according to the phase angle range condition of synthesized reference vector, select phase brachium pontis " P " (or " N ") state and another phase bridge The persistent period of arm " N " (or " P ") state is equal, simplifies the expression formula of modulating wave.At fundamental modulation than the model for 0-1.15 In enclosing, modulating wave is saddle type ripple, reduces the ripple of mid-point voltage, solve mid-point voltage model be difficult to set up, mid-point voltage The problem that controller is difficult to design.Compared with traditional three level SVPWMs, the present invention can effectively reduce mid-point voltage ripple, improves Output waveform quality.
In conjunction with Fig. 1, the mid-point voltage Ripple Suppression system that the present invention optimizes based on off state, including three-level inverter With digital processing control module, sampling unit that wherein digital processing control module includes being sequentially connected with, Closed Loop Control Unit and Space vector pulse width modulation unit;Described sampling unit gathers the DC bus-bar voltage signal of three-level inverter, three electricity respectively The three-phase voltage signal of flat inverter output, the three-phase current signal of three-level inverter output, space vector pulse width modulation list The outfan of unit accesses three-level inverter every phase each switching tube of brachium pontis by drive circuit;Described digital processing control module For TMS320F28335 chip.
In each switch periods, the sampling unit of digital processing control module gathers the direct current of three-level inverter respectively The three-phase voltage signal of bus voltage signal, three-level inverter output, the three-phase current signal of three-level inverter output;Adopt Collect to signal through Closed Loop Control Unit process obtain three-phase fundamental modulation signal;Three-phase fundamental modulation signal is through space vector arteries and veins Wide modulating unit processes and obtains pulse-width modulation control signal, and this pulse-width modulation control signal can suppress three-level inverter direct current Bus mid-point voltage ripple, the output waveform quality of optimization three-level inverter;Described pulse-width modulation control signal is through driving electricity Road controls the duty of three-level inverter every phase switching tube.
A kind of mid-point voltage Ripple Suppression method optimized based on off state, the method is used for using space vector modulation Three-level inverter in the case of method, comprises the following steps:
Step 1, in each switch periods, the sampling unit of digital processing control module gathers three-level inverter respectively DC bus-bar voltage signal, three-level inverter output three-phase voltage signal, three-level inverter output three-phase current Signal;
Step 2, Closed Loop Control Unit through Clarke conversion, Park conversion, obtain two according to the signal collected in step 1 D axle under cordic phase rotator system and q axle component, d axle and q axle component carry out PID tune with base reference signal respectively Joint obtains error signal, and error signal, again through Park inverse transformation, Clarke inverse transformation, exports three-phase fundamental modulation signal;
Step 3, space vector pulse width modulation unit, according to the three-phase fundamental modulation signal obtained in step 2, optimize three-phase The on off state of brachium pontis, obtains the switching instant t of three-phase brachium pontis output levela, tb, tc, by ta、tb、tcCompare with triangular carrier, Acquisition can suppress the ripple of three-level inverter dc bus mid-point voltage, optimize the output waveform quality of three-level inverter Pulse-width modulation control signal, concretely comprise the following steps:
(1) interval division and judgement:
Under three-phase static coordinate system, the three-phase fundamental modulation signal v obtained in step 2ao、vbo、vcoChange through Clarke Change to the biphase rest frame of alpha-beta, synthesized reference vector V can be obtainedref:
V r e f = 2 3 ( v a o + v b o e j 2 π / 3 + v c o e - j 2 π / 3 ) = V α + jV β | V r e f | = V α 2 + V β 2 θ = a r c t g ( V β V α ) - - - ( 1 )
Wherein VαAnd VβIt is respectively VrefReal part and imaginary part.|Vref| and θ is V respectivelyrefMould length and phase angle.
(every phase bridge arm voltage divides to assume to represent three kinds of duties of NPC three-level inverter phase brachium pontis in " P ", " 0 ", " N " It is not Vdc/2、0、-Vdc/2).Therefore a total of 27 kinds of duties of NPC three-level inverter, every kind of state is corresponding to alpha-beta two A vector in dimension coordinate system vectogram.Tradition three level SVPWM space vector interval division figures, as in figure 2 it is shown, this vector Scattergram is divided into 6 big sectors, and every 60 ° of intervals are a big sector, and each big sector includes between 4 little deltas.Figure In " I, II, III, IV, V, VI " represent the numbering of big sector, " 1,2,3,4 " numbering between little delta in representing each sector. In fig. 2,27 vectors are specifically divided into: 6 a length of 2V of moulddcThe big vector of/3;6 moulds are a length of isMiddle vector;12 The a length of V of individual moulddcThe small vector of/3;3 zero vectors.
When using the inventive method, the sector of space vector and minizone need to redefine division, as shown in Figure 3.6 Tetragon represents 6 big sectors, and every 60 ° of intervals are a sector, and each big sector includes 6 minizones.In figure " I, II, III, IV, V, VI " represent that the numbering of big sector, " 1,2,3,4,5,6 " represent the numbering of 6 minizones in each sector.
Fig. 4 gives as synthesized reference vector VrefWhen minizone, I big sector the 3rd (I-3 is interval) shown in Fig. 3, this The equivalence two level space vector interval graph of invention.Comparison diagram 4 (a) and (b) understand, by deducting a small vector Vm(V herem =Vo), VrefChange into the synthesized reference vector V of equivalenceref
As shown in Fig. 4 (b), after being converted into the Vector operation of two level SVPWMs, VrefBy V0', V1', V2' synthesis, and full Foot equation below:
VrefTs=V0′T0+V1′T1+V2′T2 (2)
T0+T1+T2=Ts (3)
V in formula0', V1', V2' it is the V after convertingrefSynthesis three vector, T0、T1、T2Represent V respectively0', V1', V2' Action time.
Analysis chart 4 understands: formula (2) is also denoted as:
(Vref-Vm)Ts=(V0-Vm)T0+(V1-Vm)T1+(V2-Vm)T2 (4)
Formula (2) is updated in formula (4), can be by formula (4) abbreviation:
VrefTs=V0T0+V1T1+V2T2 (5)
Therefore, inverted rear calculated T0、T1、T2The V of the most traditional three level SVPWMsrefSynthesis three vector V0, V1, V2Time.
Therefore, when using the inventive method, the Vector operation of traditional three level SVPWMs is reduced to the arrow of two level SVPWMs Amount calculates, after determining big sector, and only need to be according to V 'refPhase angle judge residing minizone.And it is similar to two level SVPWMs Vector modulation Computing Principle, obtains synthesizing VrefTheir action time of synthesis three vector.
(2) optimization of on off state in switch periods
With VrefWhen the I-1 interval shown in Fig. 2 as a example by the on off sequence of tradition three level SVPWMs, as shown in Figure 5.From figure Time in 5 it can be seen that use tradition SVPWM method, switch periods TsIn, V0The action time of [P00] and V0[0NN] Effect equal, equal to T0/2.Again due to V0[P00] and V0[0NN] is a pair positive and negative small vector, the shadow of they alignment voltages Sound is contrary, and can cancel out each other.But V1[00N] is another negative small vector so that mid-point voltage reduces, therefore, in Point voltage fluctuation problem occurs as soon as.
Switch periods TsIn, in order to reduce negative small vector V1The impact of [00N] alignment voltage, it should just increasing Small vector V0The action time of [P00], corresponding minimizing bears small vector V0The action time of [0NN], i.e. redistribute V0[P00] And V0The action time of [0NN] so that mid-point voltage rises, be conducive to reducing the undulate quantity of mid-point voltage.
What Fig. 6 represented is to work as VrefWhen the I-3 interval shown in Fig. 3, the on off sequence of the inventive method.This sequence and Fig. 5 Middle VrefWhen the I-1 interval shown in Fig. 2, the on off sequence of tradition three level SVPWMs is identical.In figure 6, a switch periods TsIn, it is assumed that the persistent period of a phase brachium pontis " P " state is equal with the persistent period of c phase brachium pontis " N " state, i.e. meets following Inequality:
T0 +=T0 -+T1 (6)
T0 ++T0 -+T1+T2=Ts (7)
T0 ++T0 -=T0 (8)
T in formula0 -, T0 +Represent negative small vector V respectively0[0NN] and positive small vector V0The action time of [P00].
Contrasted from Fig. 5 and Fig. 6, switch periods TsIn, traditional three level SVPWM method and the inventive method During effect, synthesize and action time of three vectors contrast situation and be given in Table 1.
Table 1 synthesizes contrast action time of three vectors
Wherein T0Represent negative small vector V0[0NN] and positive small vector V0The total contribution time of [P00], T1, T2Represent V respectively1, V2Action time.
Be can be seen that by formula (5)-(7) and table 1, although negative small vector V1The action time of [00N] does not adjust, but negative Small vector V0[0NN] and positive small vector V0The action time of [P00] is the most equal.Positive small vector V0The action time of [P00] increases , meanwhile, negative small vector V0The action time of [0NN] reduces.Therefore, when using the inventive method, V is worked asrefIn Fig. 3 institute During the I-3 interval shown so that the persistent period of a phase brachium pontis " P " state is equal with the persistent period of c phase brachium pontis " N " state, midpoint Voltage will rise, and have the trend reducing mid-point voltage undulate quantity.
According to above-mentioned analysis, switch periods TsIn, the inventive method is by controlling NPC three-level inverter The persistent period of a certain phase brachium pontis " P " (or N ") state is equal with the persistent period of another phase brachium pontis " N " (or " P ") state, from And optimize on off state and reduce mid-point voltage undulate quantity.The rule of concrete optimization on off state is as follows:
The on off state principle of optimality of table 2 the inventive method
T in tableaon, Tbon, TconRepresent respectively switch periods TsIn, NPC three-level inverter each phase brachium pontis " P " The persistent period of (or " N ") state.θ is VrefPhase angle.
(3) vector participating in synthesis calculates action time
Still with VrefAs a example by the I-3 interval shown in Fig. 3, when using the inventive method, can be in the hope of T by formula (4)-(7)0 -, T0 +, T1, T2:
T 0 + = T s 2 ( 3 M 2 c o s ( θ ) + 3 M 2 s i n ( θ ) ) T 0 - = T s 2 ( 3 M 2 c o s ( θ ) - 3 3 M 2 s i n ( θ ) ) T 1 = 3 M s i n ( θ ) T s T 2 = T s - ( 3 sin ( θ ) 2 + 3 2 cos ( θ ) ) MT s - - - ( 9 )
Here, M represents fundamental modulation ratio, M=| Vref|/(Vdc/ 2), the scope of M is [0,1.15].
As shown in Figure 6, V is worked asrefWhen the I-3 interval shown in Fig. 3, the inventive method switch in a switch periods Sequence.In figure, ta, tb, tcIt is respectively the switching instant of NPC three-level inverter three-phase brachium pontis output level, ta, tb, tcFor:
t a = T 0 - / 2 + T 1 / 2 + T 2 / 2 t b = T 0 - / 2 t c = T 0 - / 2 + T 1 / 2 - - - ( 10 )
(4) pulse-width modulation control signal generates
Again formula (9) is substituted into formula (10), t can be obtaineda, tb, tc.In sum, V is worked asrefWhen being in other regions, in like manner may be used Obtain the switching instant value of three-level inverter three-phase brachium pontis output level.The t that will try to achievea、tb、tcCompare permissible with triangular carrier Obtain three-phase brachium pontis pulse-width modulation control signal.
Gained pulse-width modulation control signal in step 3 is distributed to three-level inverter every phase brachium pontis by step 4, drive circuit Each switching tube, controls the duty of three-level inverter, suppresses three-level inverter dc bus mid-point voltage simultaneously Ripple, the output waveform quality of optimization three-level inverter.
Below as a example by NPC three-level inverter, elaborate implementation process of the present invention.
(1) traditional three level SVPWM control method modulated wave analysiss:
As in figure 2 it is shown, with VrefAs a example by the I-I district shown in Fig. 2, when using traditional three level SVPWM method, V0、V1、 V2T action time0、T1、T2For:
T 0 = ( 3 2 c o s ( θ ) - 3 s i n ( θ ) 2 ) MT s T 1 = 3 M sin ( θ ) T s T 2 = T s - ( 3 sin ( θ ) 2 + 3 2 cos ( θ ) ) MT s - - - ( 11 )
VrefWhen I-I district, the on off sequence in a switch periods is as shown in Figure 5.In figure, tasv, tbsv, tcsvIt is respectively The switching instant of NPC three-level inverter three-phase brachium pontis output level, tasv, tbsv, tcsvFor:
t a s v = T 0 / 4 + T 1 / 2 + T 2 / 2 t b s v = T 0 / 4 t c s v = T 0 / 4 + T 1 / 2 - - - ( 12 )
Again formula (11) is substituted into formula (12), t can be obtainedasv, tbsv, tcsv.In sum, V is worked asrefWhen being in other regions, In like manner can obtain the switching instant value of NPC three-level inverter output three-phase level.With VrefAs a example by the I-1 interval shown in Fig. 2, Three-phase brachium pontis modulating wave uasv, ubsv, ucsvCan be expressed as:
u a s v = V d c ( T s - 2 t a s v ) / ( 2 T s ) u b s v = - V d c t b s v / T s u c s v = - V d c t c s v / T s - - - ( 13 )
In formula, VdcInput direct voltage for NPC three-level inverter.
To VdcAfter/2 carry out standardization process, formula (11)-formula (13) can be by formula (13) abbreviation:
u a s v = 3 2 M sin ( ω t + π 6 ) ) u b s v = - 3 2 M sin ( ω t + π 6 ) u c s v = - 3 2 M sin ( ω t - π 3 ) - - - ( 14 )
In formula, ω is the three-phase modulations angular frequency of NPC three-level inverter, and ω t=θ+pi/2.
According to above-mentioned analysis, work as VrefWhen being positioned at the arbitrarily interval of space vector interval division figure, traditional three level The three-phase modulations ripple expression formula of SVPWM method all can obtain, as shown in table 3.
Make the trendgram that each phase modulating wave changes with M further.As a example by a phase modulating wave, in a power frequency period, Its with M change trendgram as shown in Figure 7.
From table 3 and Fig. 7 it can be seen that in a power frequency period, when M changes in the range of [0,1.15], tradition three The modulating wave expression formula of level SVPWM is extremely complex, and its waveform shape is different with M change.Only when M=1.15, it is adjusted Ripple processed is saddle type ripple.It addition, from the principle analysis of traditional three level SVPWM methods it can be seen that in order to realize VrefInterval Judge, VrefPhase angle theta and Qi Mo length | Vref| it is essential to calculate, and its interval judgement and resultant vector calculate more complicated.
The modulating wave expression formula that the traditional three level SVPWM space vectors of table 3 are interval
Wherein, uZX_YRepresent in X sector, the Z phase modulating wave of Y community.Wherein, that Z represents is a, b, c three-phase.X represents Sector number " I, II, III, IV, V, VI ".What Y represented is minizone number " 1,23,4 ", and what " 23 " represented is the 2nd and 3 communities.
(2) the inventive method modulated wave analysis
When the inventive method effect, work as VrefBeing in space vector interval division figure regional, NPC tri-level is inverse Become the output level switching instant t of each phase brachium pontis of devicea、tb、tcAfter calculating, it becomes possible to obtain the modulation of every brachium pontis Ripple ua, ub, ucExpression formula.With VrefAs a example by the I-3 interval shown in Fig. 3, ua, ub, ucFor:
u a = V d c ( T s - 2 t a ) / ( 2 T s ) u b = - V d c t b / T s u c = - V d c t c / T s - - - ( 15 )
To VdcAfter/2 carry out standardization process, formula (9)-(10) can be by formula (15) abbreviation:
u a = 3 2 M s i n ( ω t - π 6 ) u b = 3 2 M s i n ( ω t - 2 π 3 ) u c = - 3 2 M s i n ( ω t - π 6 ) - - - ( 16 )
In formula, ω is the three-phase modulations angular frequency of NPC three-level inverter, and ω t=θ+pi/2.
According to above-mentioned analysis, work as VrefWhen being positioned at the arbitrarily interval of space vector interval division figure, NPC tri-level is inverse The three-phase modulations ripple expression formula becoming device all can obtain.
In a power frequency period, a phase modulating wave uaWaveform under the conditions of different M is as shown in Figure 8.
Compared with the modulating wave expression formula interval with traditional three level SVPWM space vectors, the modulation wave table of the inventive method Reach formula to be easier to obtain.Comparison diagram 8 understands with Fig. 7, when M changes in the range of [0,1.15], in a power frequency period, this The modulating wave of inventive method always saddle type ripple, its waveform does not changes with M.And the modulating wave expression formula of traditional three level SVPWMs is non- The most complicated, its waveform is different with M change, and only when M=1.15 when, its waveform is saddle type.
It addition, by the modulating wave expression formula of relative analysis above two modulator approach, traditional three level SVPWMs Modulating wave expression formula is more complicated, it is difficult to set up unified mid-point voltage model.And in the range of fundamental modulation is than for [0,1.15], The modulating wave expression formula of the inventive method is relatively simple, under the same conditions, does not changes with minizone.And during the method effect, The averaging model of mid-point voltage is relatively easily set up, it is easy to the design of mid-point voltage controller.
(3) mid-point voltage ripple contrast
Under traditional three level SVPWM method effects, when the three-phase brachium pontis of NPC three-level inverter is operated in " 0 " respectively During state, switch periods TsIn, dutycycle D that every phase brachium pontis " 0 " state is correspondingaosv, Dbosv, DcosvCan be expressed as:
D a o s v = 1 - | u a s v | D b o s v = 1 - | u b s v | D c o s v = 1 - | u c s v | - - - ( 17 )
U in formulaasv, ubsv, ucsvRepresent when using traditional three level SVPWM method, the modulating wave of each phase brachium pontis.
Same, when using the inventive method, switch periods TsIn, every phase brachium pontis " 0 " corresponding accounting for of state Sky compares Dao, Dbo, DcoCan be expressed as:
D a o = 1 - | u a | D b o = 1 - | u b | D c o = 1 - | u c | - - - ( 18 )
U in formulaa, ub, ucRepresent when using traditional three level SVPWM method, the modulating wave of each phase brachium pontis.
The expression formula of threephase load electric current is:
I in formulamRepresent the amplitude of threephase load phase current,Power-factor angle for threephase load.
NPC three-level inverter is as it is shown in figure 9, ioSwitch periods T can be defined assThe meansigma methods of interior midpoint electric current, Its positive direction is to flow out the direction of midpoint o.Make iosv and ioRepresent and be respectively adopted traditional three level SVPWM method and present invention Midpoint electric current during method, meets below equation:
iosv=Daosvia+Dbosvib+Dcosvic (20)
io=Daoia+Dboib+Dcoic (21)
In fig .9, i1And i2Respectively flow through electric capacity C1And C2Electric current, vc1And vc2It is respectively electric capacity C1And C2Voltage, vcFor vc1And vc2Voltage difference.
vc=vc1-vc2 (22)
Assume electric capacity C1And C2Capacitance equal, equal to C.Therefore, io, i1And i2Relation can be expressed as:
i 1 = C dv c 1 / d t i 2 = C dv c 2 / d t i o = i 1 - i 2 - - - ( 23 )
V can be derived by by formula (22)-(23)c:
v c = i o C T s - - - ( 24 )
According to formula (20), (21) and (24), the v of above two modulator approachcCan be expressed as:
v c s v = T s C ( D a s v i a + D b s v i b + D c s v i c ) - - - ( 25 )
v c s A = T s C ( D a o i a + D b o i b + D c o i c ) - - - ( 26 )
In formula: vcsvAnd vcSARepresent v when traditional three level SVPWM methods and the inventive method respectivelyc
Assume that threephase load is resistive loadWhen to Im, Ts, after C carries out standardization process, vcsv_ppAnd vcSA_PPWith M The curve of change is as shown in Figure 10.Here, vcsv_pp, vcSA_PPRepresent v respectivelycsvAnd vcSARipple quantity.Can from Figure 10 Going out, compared with traditional three level SVPWM methods, during the inventive method effect, the ripple quantity of mid-point voltage is obviously reduced.Therefore, root According to above-mentioned analysis, the inventive method effect in terms of reducing mid-point voltage ripple has obtained theoretical validation.
Embodiment 1
In order to verify the effectiveness of the inventive method, based on digital signal processor-CPLD (Digital Signal Processor and Complex Programmable Logic Device, DSP-CPLD's) Experimental verification has been carried out on NPC three-level inverter experiment porch.
The major parameter arranged in experiment is:
Input direct voltage: 200V
Input direct-current bus capacitor capacitance: C1=C2=150uF
Fundamental modulation compares: M=0.8
Switching frequency: fs=20kHz
Output: Pout=0-215W
Digital processing element: TMS320F28335 DSP
Logical drive processing unit: EPM1270T (CPLD)
Power model unit: IGBT FZ06NPA070FP
Each phase output filter: L=1.5mH, C=10uF
Loading condition: resistive load.
When being respectively adopted traditional three level SVPWMs and put forward inventive method, vc1, vc2, vA, va_ref, ia, vaWaveform with And the frequency analysis result of output waveform is as shown in figure 11.In Figure 11, vc1, vc2Represent electric capacity C respectively1, C2On voltage, vATable Show is a phase bridge arm voltage, va_refRepresent is a phase modulating wave waveform, iaRepresent is a phase load electric current, and vaRepresent Be a phase load voltage.
From Figure 11 (a) (b) it can be seen that use traditional three level SVPWM method time, vc1Or vc2Ripple be 12.4V (oscillograph is arranged on AC coupled modes), when the inventive method, vc1Or vc2Ripple effectively reduced.Therefore, experiment knot Fruit shows: compared with traditional three level SVPWM methods, and the inventive method has preferably performance in terms of mid-point voltage ripple.
That Figure 11 (c) (d) is given is va, iaTHD analysis result.Tradition three level SVPWM methods are compared, when using this During inventive method, iaTHD value drop to 1.96% from 5.17%, vaTHD value drop to 1.94% from 5.13%.Therefore, with tradition Three level SVPWM methods are compared, and the inventive method has a clear superiority in terms of output waveform quality.
Under the conditions of different M, the v of above two modulator approachc1Ripple value and THD result such as Figure 12 institute of output electric current Show.When M changes in the range of 1.15 from 0, compared with traditional three level SVPWM methods, the inventive method can reduce midpoint electricity The ripple of pressure, improves the output waveform quality of NPC three-level inverter.
In sum, the mid-point voltage Ripple Suppression system and method that the present invention optimizes based on off state, it is applied to sky Between three-level inverter in the case of Vector Modulation, this control method is interval by repartitioning space vector, and tradition three is electric Flat SVPWM is reduced to two level SVPWMs so that interval judgement and Vector modulation calculate and be more easy to realize.In switch periods, according to The phase angle range condition of synthesized reference vector, selects phase brachium pontis " P " (or " N ") state and another phase brachium pontis " N " (or " P ") shape The persistent period of state is equal, simplifies the expression formula of modulating wave.It is that in the range of [0,1.15], modulating wave is at fundamental modulation ratio Saddle type ripple, reduces the ripple of mid-point voltage, solve mid-point voltage model be difficult to set up, mid-point voltage controller be difficult to design Problem.Compared with traditional three level SVPWMs, the present invention can effectively reduce mid-point voltage ripple, improves output waveform quality.Should Control method, without increasing extra hardware circuit, has output waveform harmonic content low, and real-time is good, and control method is simple, It is easy to the advantages such as Digital Realization.

Claims (4)

1. the mid-point voltage Ripple Suppression system optimized based on off state, it is characterised in that include three-level inverter With digital processing control module, sampling unit that wherein digital processing control module includes being sequentially connected with, Closed Loop Control Unit and Space vector pulse width modulation unit;Described sampling unit gathers the DC bus-bar voltage signal of three-level inverter, three electricity respectively The three-phase voltage signal of flat inverter output, the three-phase current signal of three-level inverter output, space vector pulse width modulation list The outfan of unit accesses three-level inverter every phase each switching tube of brachium pontis by drive circuit;
In each switch periods, the sampling unit of digital processing control module gathers the dc bus of three-level inverter respectively The three-phase voltage signal of voltage signal, three-level inverter output, the three-phase current signal of three-level inverter output;Collect Signal through Closed Loop Control Unit process obtain three-phase fundamental modulation signal;Three-phase fundamental modulation signal is adjusted through space vector pulse width Cell processing processed obtains pulse-width modulation control signal, and this pulse-width modulation control signal can suppress three-level inverter dc bus Mid-point voltage ripple, the output waveform quality of optimization three-level inverter;Described pulse-width modulation control signal is through drive circuit control The duty of three-level inverter processed every phase switching tube.
The mid-point voltage Ripple Suppression system optimized based on off state the most according to claim 1, it is characterised in that institute Stating digital processing control module is TMS320F28335 chip.
3. the mid-point voltage Ripple Suppression method optimized based on off state, it is characterised in that the method is used for using sky Between the three-level inverter of vector modulation method, comprise the following steps:
Step 1, in each switch periods, the sampling unit of digital processing control module gathers the straight of three-level inverter respectively Stream bus voltage signal, the three-phase voltage signal of three-level inverter output, the three-phase current signal of three-level inverter output;
Step 2, Closed Loop Control Unit through Clarke conversion, Park conversion, obtain biphase rotation according to the signal collected in step 1 Turn the d axle under coordinate system and q axle component, d axle and q axle component to carry out PID with base reference signal respectively and regulate To error signal, error signal, again through Park inverse transformation, Clarke inverse transformation, exports three-phase fundamental modulation signal;
Step 3, space vector pulse width modulation unit, according to the three-phase fundamental modulation signal obtained in step 2, optimize three-phase brachium pontis On off state, obtain the switching instant t of three-phase brachium pontis output levela、tb、tc, by ta、tb、tcCompare with triangular carrier, it is thus achieved that Pulse-width modulation control signal;
Step 4, drive circuit gained pulse-width modulation control signal in step 3 is distributed to three-level inverter every phase brachium pontis each Switching tube, control three-level inverter duty, simultaneously suppression three-level inverter dc bus mid-point voltage ripple, Optimize the output waveform quality of three-level inverter.
The mid-point voltage Ripple Suppression method optimized based on off state the most according to claim 3, it is characterised in that step Space vector pulse width modulation unit described in rapid 3, according to the three-phase fundamental modulation signal obtained in step 2, optimizes three-phase brachium pontis On off state, obtains the switching instant t of three-phase brachium pontis output levela、tb、tc, by ta、tb、tcCompare with triangular carrier, it is thus achieved that arteries and veins Wide modulator control signal, concretely comprises the following steps:
(1) interval division and judgement:
Under biphase rest frame i.e. alpha-beta coordinate system, α axle is transverse axis, and β axle is the longitudinal axis, divides space vector interval, α axle Positive and negative 30 degree of scopes, as big sector I, successively counterclockwise, every 60 degree divide a big sector, complete 6 big sectors and draw Point;
To synthesis reference vector VrefDeduct a small vector Vm, VrefChange into the synthesized reference vector V ' of equivalenceref, will space Vectogram is equivalent to two level space vector interval graphs;After determining big sector, according to V 'refPhase angle judge residing community Between;And it is similar to two level SVPWM Vector modulation Computing Principles, obtain synthesizing VrefThe effect of three vector these three vectors Time;
(2) optimization of on off state in switch periods:
Switch periods TsIn, by controlling persistent period and another phase bridge of three-level inverter a certain phase brachium pontis P-state The persistent period of arm N-state is equal, or the persistent period of the persistent period of a certain phase brachium pontis N-state and another phase brachium pontis P-state Equal, thus optimize on off state, reduce dc bus mid-point voltage undulate quantity;
(3) vector participating in synthesis calculates action time:
According to the optimization method of on off state in switch periods, respectively obtain synthesis VrefAction time of three vectors, and then Obtain the switching instant t of three-level inverter three-phase brachium pontis output levela、tb、tc
(4) pulse-width modulation control signal generates
Switching instant value t by the three-phase brachium pontis output level of step (3) gaineda、tb、tcCompare with triangular carrier, it is thus achieved that Three-phase brachium pontis pulse-width modulation control signal.
CN201610585375.8A 2016-07-22 2016-07-22 The mid-point voltage Ripple Suppression system and method optimized based on off state Pending CN106160541A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610585375.8A CN106160541A (en) 2016-07-22 2016-07-22 The mid-point voltage Ripple Suppression system and method optimized based on off state

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610585375.8A CN106160541A (en) 2016-07-22 2016-07-22 The mid-point voltage Ripple Suppression system and method optimized based on off state

Publications (1)

Publication Number Publication Date
CN106160541A true CN106160541A (en) 2016-11-23

Family

ID=58060069

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610585375.8A Pending CN106160541A (en) 2016-07-22 2016-07-22 The mid-point voltage Ripple Suppression system and method optimized based on off state

Country Status (1)

Country Link
CN (1) CN106160541A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108023493A (en) * 2017-12-28 2018-05-11 徐州中矿大传动与自动化有限公司 The method and apparatus that carborundum powder inverter common-mode voltage amplitude reduces
CN109347354A (en) * 2018-11-26 2019-02-15 合肥科威尔电源系统有限公司 Mid-point voltage Ripple Suppression device and method based on third-harmonic zero-sequence voltage
CN110417292A (en) * 2018-04-27 2019-11-05 国立大学法人长冈技术科学大学 Three-phase inverter
CN110707958A (en) * 2017-10-27 2020-01-17 南京理工大学 Modulation wave interval division-based midpoint voltage control method
CN111541359A (en) * 2020-03-25 2020-08-14 西安电子科技大学 Switch switching sequence control method, system, storage medium, device and application
CN113890445A (en) * 2021-10-15 2022-01-04 东南大学 Optimized modulation method for three-level converter system of two-phase group alternating current permanent magnet motor
CN115065264A (en) * 2022-07-19 2022-09-16 东莞叁壹半导体科技有限公司 Three-level space vector modulation method and device convenient for digital implementation
CN115296553A (en) * 2022-07-20 2022-11-04 陕西航空电气有限责任公司 Three-level inverter control system and method for electric propulsion system of electric airplane

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101860319A (en) * 2010-06-01 2010-10-13 华东交通大学 Multi-target large powder inverter common-mode voltage suppressing method
CN103746677A (en) * 2013-12-31 2014-04-23 江苏嘉钰新能源技术有限公司 SVPWM (Space Vector Pulse Width Modulation) realization method
CN104601028A (en) * 2015-02-02 2015-05-06 南京理工大学 Neutral-point voltage control system and method for parameter on-line tuning
CN104660082A (en) * 2015-01-27 2015-05-27 上海交通大学 Method for analyzing output voltage harmonics of three-level converter

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101860319A (en) * 2010-06-01 2010-10-13 华东交通大学 Multi-target large powder inverter common-mode voltage suppressing method
CN103746677A (en) * 2013-12-31 2014-04-23 江苏嘉钰新能源技术有限公司 SVPWM (Space Vector Pulse Width Modulation) realization method
CN104660082A (en) * 2015-01-27 2015-05-27 上海交通大学 Method for analyzing output voltage harmonics of three-level converter
CN104601028A (en) * 2015-02-02 2015-05-06 南京理工大学 Neutral-point voltage control system and method for parameter on-line tuning

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
《IET POWER ELECTRONICS》 *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110707958A (en) * 2017-10-27 2020-01-17 南京理工大学 Modulation wave interval division-based midpoint voltage control method
CN110707958B (en) * 2017-10-27 2021-09-21 南京理工大学 Modulation wave interval division-based midpoint voltage control method
CN108023493A (en) * 2017-12-28 2018-05-11 徐州中矿大传动与自动化有限公司 The method and apparatus that carborundum powder inverter common-mode voltage amplitude reduces
CN110417292A (en) * 2018-04-27 2019-11-05 国立大学法人长冈技术科学大学 Three-phase inverter
CN110417292B (en) * 2018-04-27 2022-06-28 国立大学法人长冈技术科学大学 Three-phase inverter
CN109347354A (en) * 2018-11-26 2019-02-15 合肥科威尔电源系统有限公司 Mid-point voltage Ripple Suppression device and method based on third-harmonic zero-sequence voltage
CN111541359A (en) * 2020-03-25 2020-08-14 西安电子科技大学 Switch switching sequence control method, system, storage medium, device and application
CN111541359B (en) * 2020-03-25 2023-03-24 西安电子科技大学 Switch switching sequence control method, system, storage medium, device and application
CN113890445A (en) * 2021-10-15 2022-01-04 东南大学 Optimized modulation method for three-level converter system of two-phase group alternating current permanent magnet motor
CN113890445B (en) * 2021-10-15 2023-08-15 东南大学 Optimized modulation method for three-level converter system of two-phase alternating-current permanent magnet motor
CN115065264A (en) * 2022-07-19 2022-09-16 东莞叁壹半导体科技有限公司 Three-level space vector modulation method and device convenient for digital implementation
CN115296553A (en) * 2022-07-20 2022-11-04 陕西航空电气有限责任公司 Three-level inverter control system and method for electric propulsion system of electric airplane

Similar Documents

Publication Publication Date Title
CN106160541A (en) The mid-point voltage Ripple Suppression system and method optimized based on off state
CN101753044B (en) Three-level midpoint potential balance control method based on zero-sequence voltage injection
CN106100402B (en) A kind of T-type three-level inverter and its neutral balance control method
CN104065291B (en) There is the neutral-point voltage balance system and method for low-frequency oscillation suppression function
CN103746584B (en) Based on the multi-electrical level inverter neutral-point voltage balance method of carrier offset
CN110048627B (en) Modulation method of multi-level inverter without common-mode voltage
CN107196491B (en) A kind of double buck gird-connected inverter half period current distortion inhibition system and method
CN106169879A (en) Revise VIENNA rectifier modulator approach, controller and the system injecting zero-sequence component
CN107276443A (en) Improvement type fixed-frequency hysteresis current control method and circuit based on control type Sofe Switch
CN112072663A (en) Harmonic control method based on novel wavelet pulse width modulation and application
CN107302317A (en) The carrier wave implementation method of three-phase five-level inverter drain current suppressing
CN104300817B (en) The control method of T-shaped three level SVPWM in energy conversion system
CN114400910B (en) Multi-step prediction control method of current source type converter based on vector advance screening
CN106230241B (en) Selective harmonic of the complete period without waveform symmetry feature eliminates pulse duration modulation method
CN103560654A (en) Driving method of full bridge inverter and full bridge inverter
CN108092534A (en) The control method and device of single-phase Five-level converter
CN112701725A (en) Grid-connected inverter with mixed conduction mode
CN112803808B (en) Control method for reducing high-frequency pulsating current on direct current side of modular multilevel converter
CN115133798A (en) Discrete space vector modulation three-level inverter low common mode prediction control method
CN114884383A (en) Generalized virtual vector modulation method and system for simplified three-level inverter
CN110445409B (en) Optimal sequence modulation method for converter with midpoint potential control capability
CN112994110A (en) LC filtering type grid-connected inverter parameter-free prediction capacitor voltage control method
CN113067492A (en) Parallel inverter switching frequency circulation restraining method based on carrier phase compensation
Zheng et al. Optimization of parameters for LCL filter of least square method based three-phase PWM converter
CN105978387A (en) SVPWM-based photovoltaic grid-connected inverter control method

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20161123