CN105991358A - Method, device, test board and system for testing traffic of interface board - Google Patents

Method, device, test board and system for testing traffic of interface board Download PDF

Info

Publication number
CN105991358A
CN105991358A CN201510065361.9A CN201510065361A CN105991358A CN 105991358 A CN105991358 A CN 105991358A CN 201510065361 A CN201510065361 A CN 201510065361A CN 105991358 A CN105991358 A CN 105991358A
Authority
CN
China
Prior art keywords
packet
test
tested
interface board
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201510065361.9A
Other languages
Chinese (zh)
Other versions
CN105991358B (en
Inventor
李明月
张凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZTE Corp
Original Assignee
ZTE Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ZTE Corp filed Critical ZTE Corp
Priority to CN201510065361.9A priority Critical patent/CN105991358B/en
Priority to PCT/CN2015/085360 priority patent/WO2016123936A1/en
Publication of CN105991358A publication Critical patent/CN105991358A/en
Application granted granted Critical
Publication of CN105991358B publication Critical patent/CN105991358B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04WWIRELESS COMMUNICATION NETWORKS
    • H04W24/00Supervisory, monitoring or testing arrangements
    • H04W24/06Testing, supervising or monitoring using simulated traffic
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L43/00Arrangements for monitoring or testing data switching networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

The invention provides a method, a device, a test board and a system for testing traffic of an interface board. The method comprises: acquiring a first test data packet; encoding and performing mapping processing on the first test data packet to obtain a processed first data packet; converting the first data packet to a first data packet that can be received by a to-be-tested interface board, and sending the first data packet to the to-be-tested interface board; acquiring a second data packet returned by the to-be-tested interface board; converting the second data packet to a second data packet that can be received by a packet receiving module; decoding and performing mapping processing on the second data packet to obtain a processed second data packet; and determining, according to a result of matching between the processed second data packet and the first test data packet, whether the to-be-tested interface board is faulty. The method in the present invention can be used to improve test efficiency.

Description

Method, device, test board and the system of a kind of test interface plate current amount
Technical field
The present invention relates to high-end router field, particularly to a kind of method of test interface plate current amount, device, Test board and system.
Background technology
In advanced router, interface board is mainly responsible for identification and access, encoding and decoding, the framing etc. of physical circuit Physical layer and the work of data link layer.The data access of interface board, process stability to advanced router Normal work play indispensable effect.Existing interface board frock method of testing typically uses docking business With line card, and send out the mode of stream with tester.
The tester that uses as shown in Figure 1 carries out the schematic diagram tested, and tested interface board passes through optical fiber and test Instrument is connected, and the light outlets of tester is connected with the receipts light mouth of tested interface board, the receipts light mouth of tester and interface The light outlets of plate is connected, and service signal returns to the receipts light mouth of tester by commercial eyelet, then by surveying The signal received is analyzed by examination instrument, completes test.If needing to test polylith interface board or multiple port Time be accomplished by manually docking oralia and tester switches over, testing efficiency is low, and automaticity is the highest, nothing Method is applicable to high-volume and generates.This test mode, docks oralia grafting commercialization line card, and cost is higher, with Time external costliness test instrumentation, testing cost is higher.
Summary of the invention
The purpose of the embodiment of the present invention is to provide a kind of method of test interface plate current amount, device, test board And system, the efficiency of test can be improved.
In order to achieve the above object, a kind of method that The embodiment provides test interface plate current amount, The method includes:
Obtain the first test packet;
Carry out encoding and mapping process by the first test packet, it is thus achieved that the first packet after process;
First packet is converted to the first packet that interface board to be tested is able to receive that, and sends to be measured Try oralia;
Obtain the second packet that interface board to be tested returns;
Second packet is converted to the second packet that packet receiving module is able to receive that;
Second packet is decoded and mapping processes, it is thus achieved that the second packet after process;
According to the second packet after processing and the matching result of the first test packet, determine interface to be tested Plate whether fault.
Wherein, the step obtaining the first test packet includes:
After receiving the flow rate test order that master control borad issues according to the command information that user inputs, according to life Make the type of data packet carried in information, generate and obtain the first test packet.
Wherein, according to the second packet after processing and the matching result of the first test packet, determine to be measured The step of oralia of trying whether fault includes:
After the first Preset Time, the number of the second packet after the process obtained is added up;
In the first Preset Time, compare to interface board to be tested send first test packet number with The number of the second packet after the process that statistics obtains;
If after the number of the first test packet sent to interface board to be tested and the process that obtains of statistics The number of the second packet is inconsistent, it is determined that interface board to be tested breaks down.
Wherein, according to the second packet after processing and the matching result of the first test packet, determine to be measured The step of oralia of trying whether fault includes:
After the second Preset Time, according to the content of the first test packet, after the process that statistics is obtained The number of the wrong bag in the second packet;
If the number of wrong bag is more than a preset value, it is determined that interface board to be tested breaks down.
Embodiments of the invention additionally provide the device of a kind of test interface plate current amount, and this device includes:
Give out a contract for a project module, for obtaining the first test packet;
Downstream module, for carrying out encoding by the first test packet and mapping processes, it is thus achieved that the after process One packet;
Modular converter, for the first packet being converted to the first packet that interface board to be tested is able to receive that, And send to interface board to be tested;
Modular converter, is additionally operable to obtain the second packet that interface board to be tested returns, and by the second packet Be converted to the second packet that packet receiving module is able to receive that;
Uplink module, for being decoded the second packet and mapping process, it is thus achieved that the second number after process According to bag;
Packet receiving module, for testing the matching result of packet according to the second packet after processing and first, Determine interface board to be tested whether fault.
Wherein, module of giving out a contract for a project includes:
Signal generating unit, for receiving the flow rate test that master control borad issues according to the command information that user inputs After order, according to the type of data packet carried in command information, generate and obtain the first test packet.
Wherein, packet receiving module includes:
First module, for the number after the first Preset Time, to the second packet after the process obtained Add up;
Second unit, in the first Preset Time, compares the first test sent to interface board to be tested The number of the second packet after the process that the number of packet and statistics obtain, and when to interface board to be tested The number of the second packet after the process that the number of the first test packet sent and statistics obtain differs During cause, determine that interface board to be tested breaks down.
Wherein, packet receiving module includes:
Unit the 3rd, for after the second Preset Time, according to the content of the first test packet, adds up institute The number of the wrong bag in the second packet after the process obtained, and when the number of mistake bag is more than a preset value, Determine that interface board to be tested breaks down.
Embodiments of the invention additionally provide the test board of a kind of test interface plate current amount, including above-mentioned device.
Embodiments of the invention additionally provide the system of a kind of test interface plate current amount, including master control borad, machine frame Backboard and above-mentioned test board, master control borad and test board are all inserted on the groove position of subrack backboard by plug-in unit, Interface board to be tested is inserted on the interface board slot position of test board by plug-in unit.
The such scheme of the present invention at least includes following beneficial effect:
In the method for the test interface plate current amount of embodiments of the invention, interface board to be tested is inserted in test After on plate, test board to interface board to be tested transmission packet and receives interface board to be tested according to test command The packet returned, then according to the matching result of the packet before and after sending, determines that interface board to be tested is No break down.During this external actual test can on test board the multiple interface board to be tested of grafting, it is achieved Batch testing, improves testing efficiency, reduces testing cost.
Accompanying drawing explanation
Fig. 1 is to use tester to carry out the schematic diagram tested in prior art;
The flow chart of the method for test interface plate current amount in Fig. 2 embodiment of the present invention;
Fig. 3 is the schematic diagram of the device of test interface plate current amount in the embodiment of the present invention;
Fig. 4 is the schematic diagram of the system of test interface plate current amount in the embodiment of the present invention.
Detailed description of the invention
For making the technical problem to be solved in the present invention, technical scheme and advantage clearer, below in conjunction with attached Figure and specific embodiment are described in detail.
The present invention is directed to the problem that in prior art, test interface plate current amount efficiency is low, it is provided that a kind of test connects The method of oralia flow, device, test board and system, can improve the efficiency of test.
As in figure 2 it is shown, a kind of method that The embodiment provides test interface plate current amount, the method Including:
Step 21, obtains the first test packet.
Wherein, in an embodiment of the present invention, the concretely comprising the following steps of step 21: receiving master control buttress According to after the flow rate test order that the command information of user's input issues, according to the packet carried in command information Type, generates and obtains the first test packet.
In a particular embodiment of the present invention, the command information of user's input includes test pattern (such as strike-machine Pattern), test command script, type of data packet, data packet length, packet content and send out packet Time etc..
Step 22, carries out encoding and mapping process by the first test packet, it is thus achieved that the first number after process According to bag.
Step 23, is converted to the first packet that interface board to be tested is able to receive that by the first packet, and Send to interface board to be tested.
Step 24, obtains the second packet that interface board to be tested returns.
Step 25, is converted to the second packet that packet receiving module 35 is able to receive that by the second packet.
Step 26, is decoded the second packet and mapping processes, it is thus achieved that the second packet after process.
Step 27, according to the second packet after processing and the matching result of the first test packet, determines Interface board to be tested whether fault.
In a particular embodiment of the present invention, above-mentioned steps 21~step 27 can pass through field programmable gate Array (FPGA, Field-Programmable Gate Array) realizes, and FPGA is mainly by module of giving out a contract for a project 31, packet receiving module 35, uplink module 34, downstream module 32, modular converter 33 (i.e. serializer/unstring Device) composition.
In a particular embodiment of the present invention, issue receiving the command information that master control borad inputs according to user Flow rate test order after, the first test packet can be generated according to the type of data packet that carries in command information, Then this first test packet mapped and encodes, and being converted into interface board to be tested and can receive The first packet be sent to interface board to be tested.And then obtain interface board to be tested and receive the first number According to the second packet returned after bag, then this second packet is converted to what packet receiving module 35 can receive Second packet, and it is sent to module of receiving telegraph after it is decoded and is mapped.Finally according to the first test number According to the matching result of the second packet that bag and packet receiving module 35 receive, determine that interface board to be tested is No break down, in order to carry out follow-up work.Wherein, the first test packet can be Ethernet data bag.
In the above embodiment of the present invention, the specific implementation of above-mentioned steps 27 has multiple, the first Implementation is: after the first Preset Time, enters the number of the second packet after the described process obtained Row statistics;In described first Preset Time, compare the first test number sent to described interface board to be tested Number according to the second packet after the process that number and the statistics of bag obtain;If to described interface board to be tested The number of the second packet after the process that the number of the first test packet sent and statistics obtain differs Cause, it is determined that interface board to be tested breaks down.
In a particular embodiment of the present invention, described first Preset Time can be in the command information of user's input In be configured.
In a particular embodiment of the present invention, carrying out the first Preset Time in test, FPGA stops sending number After bag, the number of the second packet after the statistics process that receives of packet receiving module 35, and by it with the The number of one test packet compares, if both numbers are inconsistent, then it is assumed that interface board to be tested goes out Existing fault.
In the above embodiment of the present invention, the second implementation of above-mentioned steps 27 is: pre-second If after the time, according to the content of described first test packet, the second data after the process that statistics is obtained The number of the wrong bag in bag;If the number of described wrong bag is more than a preset value, it is determined that interface board to be tested goes out Existing fault.
In a particular embodiment of the present invention, similar with the first Preset Time, the second Preset Time can also be The command information of user's input is configured.
In a particular embodiment of the present invention, carrying out the second Preset Time in test, FPGA stops sending number After bag, content and first test of the second packet after the process that packet receiving module 35 receives can be compared The content of packet, adds up the quantity of bag of makeing mistakes, if the quantity of wrong bag is more than a preset value (such as 0), Then think that interface board to be tested breaks down.
In order to above-mentioned purpose is better achieved, as it is shown on figure 3, embodiments of the invention additionally provide a kind of survey Trying the device of oralia flow, this device includes:
Give out a contract for a project module 31, for obtaining the first test packet, and this first test packet is sent to Downstream module 32;
Downstream module 32, for carrying out encoding and mapping process by the first test packet, it is thus achieved that after process The first packet, and will process after the first packet be sent to modular converter 33;
In a particular embodiment of the present invention, downstream module 32 is made up of RS sublayer and Physical Coding Sublayer.
Modular converter 33, for being converted to the first number that interface board to be tested is able to receive that by the first packet According to bag, and send to interface board to be tested;
Modular converter 33, is additionally operable to obtain the second packet that interface board to be tested returns, and by the second number The second packet that packet receiving module 35 is able to receive that is converted to according to bag;
In a particular embodiment of the present invention, modular converter 33 is mainly responsible for transferring at a high speed parallel signal to Serial signal is transmitted.
Uplink module 34, for being decoded the second packet and mapping processes, it is thus achieved that the after process Two packets;
In a particular embodiment of the present invention, uplink module 34 is the inverse process of downstream module 32, equally by RS sublayer and Physical Coding Sublayer composition.
Packet receiving module 35, for according to the second packet after processing and the coupling knot of the first test packet Really, interface board to be tested whether fault is determined.
Wherein, module of giving out a contract for a project 31 includes:
Signal generating unit, for receiving the flow rate test that master control borad issues according to the command information that user inputs After order, according to the type of data packet carried in command information, generate and obtain the first test packet.
Wherein, packet receiving module 35 includes:
First module, for the number after the first Preset Time, to the second packet after the process obtained Add up;
Second unit, in the first Preset Time, compares the first test sent to interface board to be tested The number of the second packet after the process that the number of packet and statistics obtain, and when to interface board to be tested The number of the second packet after the process that the number of the first test packet sent and statistics obtain differs During cause, determine that interface board to be tested breaks down.
Wherein, packet receiving module 35 includes:
Unit the 3rd, for after the second Preset Time, according to the content of the first test packet, adds up institute The number of the wrong bag in the second packet after the process obtained, and when the number of mistake bag is more than a preset value, Determine that interface board to be tested breaks down.
It should be noted that the device of the test interface plate current amount of embodiment of the present invention offer is to apply above-mentioned side All embodiments of the device of method, i.e. said method are all applicable to this device, and all can reach same or similar Beneficial effect.
Embodiments of the invention additionally provide the test board of a kind of test interface plate current amount, including above-mentioned device.
In a particular embodiment of the present invention, said apparatus can be the FPGA on test board.
It should be noted that the test board that the embodiment of the present invention provides is the test board of application said apparatus, i.e. All embodiments of said apparatus are all applicable to this test board, and all can reach same or analogous beneficial effect.
As shown in Figure 4, embodiments of the invention additionally provide the system of a kind of test interface plate current amount, including Master control borad, subrack backboard and above-mentioned test board, master control borad and test board are all inserted in machine frame by plug-in unit and carry on the back On the groove position of plate, interface board to be tested is inserted on the interface board slot position of test board by plug-in unit.
In a particular embodiment of the present invention, before the test begins, needing to start whole system, concrete opens Dynamic process is: the first step, electrifying startup master control borad, after master control starts, and can be according to the order of user's input Information starts or stops automatic test.Master control borad can also use file transfer protocol (FTP) (FTP, File simultaneously Transfer Protocol) mode from computer, download version sets, or obtain version from local flash and open Dynamic.Second step, starts test board and interface board to be tested.Specifically, test board is by sending DynamicHost The mode that configuration protocol (DHCP, Dynamic Host Configuration Protocol) is asked is to master control borad Startup file needed for request single board starting, test board is downloaded after starting by the way of FTP from master control Library file needed for interface board to be tested startup and firmware, and complete the initialization of interface board to be tested.Simultaneously FPGA is loaded and the mapping of address.3rd step, sets up transmission control between master control borad and test board Agreement processed (TCP, Transmission Control Protocol) connects, it is simple to follow-up work.
In a particular embodiment of the present invention, master control borad, after the command information receiving user's input, can pass through TCP connects to test board transmitted traffic test command, same, and test board can be to passing through after test completes TCP connects master control borad and sends the result of test, is then outputed test result to user by master control borad.Additionally, During test, master control borad can store the operation process of whole test.
In a particular embodiment of the present invention, if if the pattern that user sets is strike-machine pattern, in output one After secondary test result, master control borad can circulate to test board transmitted traffic test command, and ceaselessly test is until using Family input stops the order of test.
It should be noted that the system of the test interface plate current amount of embodiment of the present invention offer is to apply above-mentioned survey The system of test plate (panel), all embodiments of the most above-mentioned test board are all applicable to this system, and all can reach identical or Similar beneficial effect.
The above is the preferred embodiment of the present invention, it is noted that for the common skill of the art For art personnel, on the premise of without departing from principle of the present invention, it is also possible to make some improvements and modifications, These improvements and modifications also should be regarded as protection scope of the present invention.

Claims (10)

1. the method for a test interface plate current amount, it is characterised in that including:
Obtain the first test packet;
Carry out encoding and mapping process by described first test packet, it is thus achieved that the first packet after process;
Described first packet is converted to the first packet that interface board to be tested is able to receive that, and sends extremely Interface board to be tested;
Obtain the second packet that interface board to be tested returns;
Described second packet is converted to the second packet that packet receiving module is able to receive that;
Second packet is decoded and mapping processes, it is thus achieved that the second packet after process;
According to the second packet after described process and the matching result of the first test packet, determine to be tested Interface board whether fault.
2. the method for claim 1, it is characterised in that packet is tested in described acquisition first Step includes:
After receiving the flow rate test order that master control borad issues according to the command information that user inputs, according to life Make the type of data packet carried in information, generate and obtain the first test packet.
3. the method for claim 1, it is characterised in that described according to second after described process Packet and the matching result of the first test packet, determine that the step of interface board to be tested whether fault includes:
After the first Preset Time, the number of the second packet after the described process obtained is added up;
In described first Preset Time, compare the first test packet sent to described interface board to be tested Number and the process that obtains of statistics after the number of the second packet;
If the process obtained with statistics to the number of the first test packet of described interface board to be tested transmission After the number of the second packet inconsistent, it is determined that interface board to be tested breaks down.
4. the method for claim 1, it is characterised in that described according to second after described process Packet and the matching result of the first test packet, determine that the step of interface board to be tested whether fault includes:
After the second Preset Time, according to the content of described first test packet, the process that statistics is obtained After the second packet in the number of wrong bag;
If the number of described wrong bag is more than a preset value, it is determined that interface board to be tested breaks down.
5. the device of a test interface plate current amount, it is characterised in that including:
Give out a contract for a project module, for obtaining the first test packet;
Downstream module, for carrying out encoding and mapping process by described first test packet, it is thus achieved that after process The first packet;
Modular converter, for being converted to the first number that interface board to be tested is able to receive that by described first packet According to bag, and send to interface board to be tested;
Described modular converter, is additionally operable to obtain the second packet that interface board to be tested returns, and by described the Two packets are converted to the second packet that packet receiving module is able to receive that;
Uplink module, for being decoded the second packet and mapping process, it is thus achieved that the second number after process According to bag;
Packet receiving module, for according to the second packet after described process and the coupling knot of the first test packet Really, interface board to be tested whether fault is determined.
6. device as claimed in claim 5, it is characterised in that described in module of giving out a contract for a project include:
Signal generating unit, for receiving the flow rate test that master control borad issues according to the command information that user inputs After order, according to the type of data packet carried in command information, generate and obtain the first test packet.
7. device as claimed in claim 5, it is characterised in that described packet receiving module includes:
First module, for after the first Preset Time, to the second packet after the described process obtained Number is added up;
Second unit, in described first Preset Time, compares to the transmission of described interface board to be tested The number of the second packet after the process that the number of the first test packet and statistics obtain, and when to described The second data after the process that the number of the first test packet that interface board to be tested sends and statistics obtain When the number of bag is inconsistent, determine that interface board to be tested breaks down.
8. device as claimed in claim 5, it is characterised in that described packet receiving module includes:
Unit the 3rd, for after the second Preset Time, according to the content of described first test packet, system The number of the wrong bag in the second packet after the process that meter is obtained, and when the number of described wrong bag is more than one During preset value, determine that interface board to be tested breaks down.
9. the test board of a test interface plate current amount, it is characterised in that include such as claim 5~8 One described device.
10. the system of a test interface plate current amount, it is characterised in that include master control borad, subrack backboard with And the test board as described in right 9, described master control borad and test board are all inserted in described subrack backboard by plug-in unit Groove position on, interface board to be tested is inserted on the interface board slot position of described test board by plug-in unit.
CN201510065361.9A 2015-02-06 2015-02-06 Method, device, test board and system for testing interface board flow Active CN105991358B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN201510065361.9A CN105991358B (en) 2015-02-06 2015-02-06 Method, device, test board and system for testing interface board flow
PCT/CN2015/085360 WO2016123936A1 (en) 2015-02-06 2015-07-28 Method, device, test board, and system for testing traffic of interface board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201510065361.9A CN105991358B (en) 2015-02-06 2015-02-06 Method, device, test board and system for testing interface board flow

Publications (2)

Publication Number Publication Date
CN105991358A true CN105991358A (en) 2016-10-05
CN105991358B CN105991358B (en) 2020-11-03

Family

ID=56563388

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201510065361.9A Active CN105991358B (en) 2015-02-06 2015-02-06 Method, device, test board and system for testing interface board flow

Country Status (2)

Country Link
CN (1) CN105991358B (en)
WO (1) WO2016123936A1 (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108111367A (en) * 2017-10-30 2018-06-01 深圳市风云实业有限公司 Performance test methods and device
CN108199918A (en) * 2017-12-28 2018-06-22 惠州Tcl家电集团有限公司 A kind of method and system for testing washing machine
CN109491713A (en) * 2018-11-02 2019-03-19 南京贝伦思网络科技股份有限公司 A kind of dead restoration methods of detection extension based on network chip
CN110580224A (en) * 2019-09-20 2019-12-17 中国银行股份有限公司 System testing method, device and equipment
CN111355634A (en) * 2020-02-20 2020-06-30 北京华力创通科技股份有限公司 Network interface testing method
CN113765862A (en) * 2020-06-05 2021-12-07 腾讯科技(成都)有限公司 Method, device and equipment for testing game protocol and computer readable storage medium
CN115134210A (en) * 2022-05-30 2022-09-30 国网河北省电力有限公司沧州供电分公司 Electric power communication defect fault processing and analyzing method

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108271198B (en) * 2016-12-30 2020-11-17 华为技术有限公司 Flow simulation method and device
CN113655368A (en) * 2021-08-06 2021-11-16 湖北三江航天万峰科技发展有限公司 Batch detection device for bus interface boards

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1411173A (en) * 2001-09-27 2003-04-16 华为技术有限公司 Universal testing method for broad band product interface single board
KR20060064243A (en) * 2004-12-08 2006-06-13 엘지노텔 주식회사 Switching board test apparatus ang the method thereof
CN101854648A (en) * 2010-04-14 2010-10-06 华为技术有限公司 Testing method, device and testing system for single board of communication apparatus
CN102143014A (en) * 2010-11-03 2011-08-03 华为数字技术有限公司 Single board failure detection method, single board and router
CN102377614A (en) * 2010-08-27 2012-03-14 鸿富锦精密工业(深圳)有限公司 PCI-E (Peripheral Component Interconnect Express) switch test system and method
CN102394789A (en) * 2011-09-19 2012-03-28 中国北车股份有限公司大连电力牵引研发中心 Board card test device
CN103746868A (en) * 2013-12-23 2014-04-23 普联技术有限公司 Methods and apparatuses for sending and receiving testing messages, and testing equipment

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101990229B (en) * 2009-07-30 2014-01-29 大唐移动通信设备有限公司 RNC (Radio Network Control) aging test method, equipment, service board and interface board
CN203465844U (en) * 2013-09-06 2014-03-05 深圳市北川电子有限公司 Aging tester

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1411173A (en) * 2001-09-27 2003-04-16 华为技术有限公司 Universal testing method for broad band product interface single board
KR20060064243A (en) * 2004-12-08 2006-06-13 엘지노텔 주식회사 Switching board test apparatus ang the method thereof
CN101854648A (en) * 2010-04-14 2010-10-06 华为技术有限公司 Testing method, device and testing system for single board of communication apparatus
CN102377614A (en) * 2010-08-27 2012-03-14 鸿富锦精密工业(深圳)有限公司 PCI-E (Peripheral Component Interconnect Express) switch test system and method
CN102143014A (en) * 2010-11-03 2011-08-03 华为数字技术有限公司 Single board failure detection method, single board and router
CN102394789A (en) * 2011-09-19 2012-03-28 中国北车股份有限公司大连电力牵引研发中心 Board card test device
CN103746868A (en) * 2013-12-23 2014-04-23 普联技术有限公司 Methods and apparatuses for sending and receiving testing messages, and testing equipment

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108111367A (en) * 2017-10-30 2018-06-01 深圳市风云实业有限公司 Performance test methods and device
CN108199918A (en) * 2017-12-28 2018-06-22 惠州Tcl家电集团有限公司 A kind of method and system for testing washing machine
CN108199918B (en) * 2017-12-28 2021-06-15 Tcl家用电器(合肥)有限公司 Method and system for testing washing machine
CN109491713A (en) * 2018-11-02 2019-03-19 南京贝伦思网络科技股份有限公司 A kind of dead restoration methods of detection extension based on network chip
CN109491713B (en) * 2018-11-02 2021-11-26 南京贝伦思网络科技股份有限公司 Detection hang-up recovery method based on network chip
CN110580224A (en) * 2019-09-20 2019-12-17 中国银行股份有限公司 System testing method, device and equipment
CN111355634A (en) * 2020-02-20 2020-06-30 北京华力创通科技股份有限公司 Network interface testing method
CN111355634B (en) * 2020-02-20 2021-12-14 北京华力创通科技股份有限公司 Network interface testing method
CN113765862A (en) * 2020-06-05 2021-12-07 腾讯科技(成都)有限公司 Method, device and equipment for testing game protocol and computer readable storage medium
CN113765862B (en) * 2020-06-05 2024-02-09 腾讯科技(成都)有限公司 Game protocol testing method, device, equipment and computer readable storage medium
CN115134210A (en) * 2022-05-30 2022-09-30 国网河北省电力有限公司沧州供电分公司 Electric power communication defect fault processing and analyzing method

Also Published As

Publication number Publication date
CN105991358B (en) 2020-11-03
WO2016123936A1 (en) 2016-08-11

Similar Documents

Publication Publication Date Title
CN105991358A (en) Method, device, test board and system for testing traffic of interface board
US10965578B2 (en) Hardware architecture for universal testing system: cable modem test
CN104184617B (en) InterWorking Equipment pre-add method for reconfiguration, device, system and the network equipment
US7760769B1 (en) Serial stream filtering
CN104767657B (en) The registration of light cat and test system and method
US9654374B2 (en) Method and system for stream testing by using switching hub
US10931368B2 (en) Method and apparatus for testing using a transceiver module
US10567123B2 (en) Methods, systems and computer readable media for evaluating link or component quality using synthetic forward error correction (FEC)
WO2017219840A1 (en) Device port detection method and apparatus
CN109479014B (en) Method, system, and computer readable medium for network test configuration using Virtual Local Area Network (VLAN) scanning
CN103731205B (en) A kind of optical network unit automated testing method
CN105553885A (en) FC switch priority testing method
CN105827476A (en) High-speed PING implementation method and PING testing method
CN108111367A (en) Performance test methods and device
CN107037277A (en) Detection device and method for multiple powered devices of Ethernet power supply system
CN109815073B (en) PXI platform-based high-speed serial port SRIO test method
US7774669B2 (en) Complex pattern generator for analysis of high speed serial streams
US8391162B2 (en) Apparatus and method for testing SMNP cards
CN100366003C (en) Device and method for emulated route analysis test
CN106452965A (en) Method of automatically verifying NCSI stability of network card
CN111385679B (en) Automatic test system for optical network unit
CN106257257B (en) A kind of method, apparatus and virtual vector analyzer detecting optical module planisphere
CN103441894A (en) Method and system for L2TP concurrent connection performance test
CN112738837B (en) WiFi AP equipment test system and method
CN114024598B (en) Forwarding interface test method and device

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant