CN105975403A - Address mapping method and system as well as solid-state disk - Google Patents

Address mapping method and system as well as solid-state disk Download PDF

Info

Publication number
CN105975403A
CN105975403A CN201610274370.3A CN201610274370A CN105975403A CN 105975403 A CN105975403 A CN 105975403A CN 201610274370 A CN201610274370 A CN 201610274370A CN 105975403 A CN105975403 A CN 105975403A
Authority
CN
China
Prior art keywords
address mapping
state disk
solid state
mapping mechanism
capacity
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201610274370.3A
Other languages
Chinese (zh)
Inventor
张闯
陈继承
王洪伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Inspur Beijing Electronic Information Industry Co Ltd
Original Assignee
Inspur Beijing Electronic Information Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Inspur Beijing Electronic Information Industry Co Ltd filed Critical Inspur Beijing Electronic Information Industry Co Ltd
Priority to CN201610274370.3A priority Critical patent/CN105975403A/en
Publication of CN105975403A publication Critical patent/CN105975403A/en
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615Address space extension

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

The invention discloses an address mapping method and system as well as a solid-state disk. The method comprises the steps of determining the capacity of a mapping table in the solid-state disk; judging whether the capacity is greater than a preset capacity threshold or not; if the capacity is greater than the preset capacity threshold, setting an address mapping mechanism of the solid-state disk as a first address mapping mechanism; and if the capacity is smaller than or equal to the preset capacity threshold, setting the address mapping mechanism of the solid-state disk as a second address mapping mechanism, wherein the mapping table capacity required by the first address mapping mechanism is smaller than that of the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism. According to the method and system as well as the solid-state disk, the advantages of two different address mapping mechanisms can be combined, so that the solid-state disk can have relatively high mapping performance while the mapping table of the solid-state disk occupies relatively small space.

Description

Address mapping method and system and solid state disk
Technical Field
The invention relates to the technical field of solid state disks, in particular to an address mapping method and system and a solid state disk.
Background
Currently, in an SSD (Solid State drive), a logical address from a file system needs to be converted into a corresponding physical address through a certain address mapping mechanism.
Common address mapping mechanisms in the solid state disk include a page address mapping mechanism, a block address mapping mechanism, and a hybrid address mapping mechanism. The three address mapping mechanisms have respective advantages and disadvantages, for example, the page address mapping mechanism has excellent mapping performance, but the required mapping table capacity is large; the mapping performance of the block address mapping mechanism is poor, but the capacity of the mapping table required by the block address mapping mechanism is much smaller; the hybrid address mapping mechanism is an address mapping mechanism obtained by combining a page address mapping mechanism and a block address mapping mechanism, and has the advantages and disadvantages between the page address mapping mechanism and the block address mapping mechanism.
Because the current solid state disk adopts either a page address mapping mechanism or a block address mapping mechanism or a mixed address mapping mechanism, the mapping performance of the current solid state disk is poor, or the mapping table needs to occupy a large space.
In summary, it can be seen that how to ensure that the solid state disk has higher mapping performance while the mapping table of the solid state disk occupies a smaller space is a problem to be solved at present.
Disclosure of Invention
In view of the above, an object of the present invention is to provide an address mapping method, system and solid state disk, which ensure that the solid state disk has higher mapping performance while the mapping table of the solid state disk occupies a smaller space. The specific scheme is as follows:
an address mapping method applied to a solid state disk comprises the following steps:
determining the capacity of a mapping table in the solid state disk;
judging whether the capacity is larger than a preset capacity threshold value or not;
if the capacity is larger than the preset capacity threshold, setting an address mapping mechanism of the solid state disk as a first address mapping mechanism;
if the capacity is smaller than or equal to the preset capacity threshold, setting an address mapping mechanism of the solid state disk as a second address mapping mechanism;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
Preferably, the preset capacity threshold is a threshold related to the capacity of the mapping table, which is determined in advance according to the size of the storage space of the solid state disk.
Preferably, the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
Preferably, the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
Preferably, the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a hybrid address mapping mechanism.
Preferably, the address mapping method further includes: and according to a preset garbage removal period, cleaning the invalid mapping table in the solid state disk regularly.
The invention also discloses an address mapping system applied to the solid state disk, which comprises the following components:
the capacity determining module is used for determining the capacity of the mapping table in the solid state disk;
the judging module is used for judging whether the capacity is larger than a preset capacity threshold value or not;
the mapping control module is used for setting the address mapping mechanism of the solid state disk as a first address mapping mechanism when the capacity is larger than the preset capacity threshold, and setting the address mapping mechanism of the solid state disk as a second address mapping mechanism when the capacity is smaller than or equal to the preset capacity threshold;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
Preferably, the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
Preferably, the address mapping system further includes:
and the cleaning module is used for periodically cleaning the invalid mapping table in the solid state disk according to a preset garbage cleaning period.
The invention also discloses a solid state disk which comprises the address mapping system.
In the invention, the address mapping method comprises the following steps: determining the capacity of a mapping table in the solid state disk; then judging whether the capacity is larger than a preset capacity threshold value or not; if the capacity is larger than a preset capacity threshold, setting an address mapping mechanism of the solid state disk as a first address mapping mechanism; if the capacity is smaller than or equal to the preset capacity threshold, setting an address mapping mechanism of the solid state disk as a second address mapping mechanism; the capacity of a mapping table required by the first address mapping mechanism is smaller than that of a mapping table required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism. Therefore, the invention can flexibly select different address mapping mechanisms according to the capacity degree of the mapping table in the solid state disk. That is, when the capacity of the mapping table in the solid state disk is less than or equal to the preset capacity threshold, because the capacity of the mapping table is smaller at this time, the second address mapping mechanism with better mapping performance can be adopted as the address mapping mechanism of the solid state disk; when the capacity of the mapping table in the solid state disk is larger than a preset threshold, the first address mapping mechanism with a lower requirement on the capacity of the mapping table can be adopted because the capacity of the mapping table is larger at the moment. In conclusion, the invention integrates the advantages of two different address mapping mechanisms, so that the solid state disk is ensured to have higher mapping performance while the mapping table of the solid state disk occupies smaller space.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
Fig. 1 is a flowchart of an address mapping method applied to a solid state disk according to an embodiment of the present invention;
fig. 2 is a schematic structural diagram of an address mapping system applied to a solid state disk according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The embodiment of the invention discloses an address mapping method applied to a solid state disk, and as shown in figure 1, the method comprises the following steps:
step S11: determining the capacity of a mapping table in the solid state disk;
step S12: judging whether the capacity is larger than a preset capacity threshold value or not;
step S13: if the capacity is larger than a preset capacity threshold, setting an address mapping mechanism of the solid state disk as a first address mapping mechanism; if the capacity is smaller than or equal to a preset capacity threshold, setting an address mapping mechanism of the solid state disk as a second address mapping mechanism;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that of a mapping table required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
It should be noted that the capacity of the mapping table in the solid state disk, that is, the size of the space occupied by the mapping table in the solid state disk, is a dynamic change, and generally changes with the change of the service time of the solid state disk. In step S11, the determining the capacity of the mapping table in the solid state disk refers to determining the size of the storage space occupied by the current mapping table in the solid state disk.
In addition, it should be further explained that the preset capacity threshold in step S12 is specifically a threshold related to the capacity of the mapping table determined in advance according to the size of the storage space of the solid state disk. Generally, the size of the preset capacity threshold and the size of the storage space of the solid state disk are in a positive correlation, that is, the larger the storage space of the solid state disk is, the larger the preset capacity threshold may be set to be a larger value.
Therefore, the embodiment of the invention can flexibly select different address mapping mechanisms according to the capacity degree of the mapping table in the solid state disk. That is, when the capacity of the mapping table in the solid state disk is less than or equal to the preset capacity threshold, because the capacity of the mapping table is smaller at this time, the second address mapping mechanism with better mapping performance can be adopted as the address mapping mechanism of the solid state disk; when the capacity of the mapping table in the solid state disk is larger than a preset threshold, the first address mapping mechanism with a lower requirement on the capacity of the mapping table can be adopted because the capacity of the mapping table is larger at the moment. In summary, the embodiments of the present invention integrate the advantages of two different address mapping mechanisms, so that the solid state disk is ensured to have higher mapping performance while the mapping table of the solid state disk occupies a smaller space.
The embodiment of the invention discloses a specific address mapping method applied to a solid state disk, and compared with the previous embodiment, the embodiment further describes and optimizes the technical scheme. Specifically, the method comprises the following steps:
according to the above embodiment, the size of the map required by the first address mapping mechanism is smaller than that of the map required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is better than that of the first address mapping mechanism. Based on this rule, the embodiment of the present invention discloses the following three possible combination schemes. Wherein,
the first combination scheme is specifically that the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
The second combination scheme is specifically that the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
The third combination scheme is that the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a hybrid address mapping mechanism.
It should be noted that the basic mapping unit of the above page address mapping mechanism is a page, and in this mechanism, each logical page is mapped to any physical page. The page address mapping mechanism has the advantages of high information management flexibility, high space utilization rate, small garbage recovery load and the like, namely, the mapping performance is better, but the mapping table capacity required by the mechanism is larger. The basic mapping unit of the block address mapping mechanism is a block, and in this mechanism, the whole address space is first represented as a plurality of blocks, each block contains a plurality of pages, and each page is determined by the block number to which it belongs and the intra-block offset. The block address mapping mechanism only needs a small RAM space to store mapping table information, but the mapping mechanism is inflexible, logical pages can only be mapped to the same physical page, and the mapping performance is relatively poor. The hybrid address mapping mechanism is an address mapping mechanism obtained by combining a page address mapping mechanism and a block address mapping mechanism, and has the advantages and disadvantages between the page address mapping mechanism and the block address mapping mechanism.
Based on the above, the size relationship of the mapping tables required by the three mapping mechanisms is: page address mapping mechanism > hybrid address mapping mechanism > block address mapping mechanism. The mapping performance of the three mapping mechanisms has the following size relationship: page address mapping mechanism > hybrid address mapping mechanism > block address mapping mechanism.
Therefore, according to the capacity degree of the mapping table in the solid state disk, different address mapping mechanisms can be flexibly selected. That is, when the capacity of the mapping table in the solid state disk is less than or equal to the preset capacity threshold, the second address mapping mechanism with better mapping performance is adopted as the address mapping mechanism of the solid state disk; and when the capacity of the mapping table in the solid state disk is larger than a preset threshold value, adopting a first address mapping mechanism with lower mapping table capacity requirement. The method for flexibly selecting the address mapping mechanism according to the capacity of the mapping table can integrate the advantages of two different address mapping mechanisms, so that the solid state disk is ensured to have higher mapping performance while the mapping table of the solid state disk occupies smaller space.
In order to reduce the influence of the failure mapping table on the mapping performance of the solid state disk, the address mapping method in this embodiment may further include: and according to a preset garbage clearing period, regularly clearing the invalid mapping table in the solid state disk.
Correspondingly, the embodiment of the present invention further discloses an address mapping system applied to the solid state disk, as shown in fig. 2, the system includes:
the capacity determining module 21 is configured to determine a capacity size of a mapping table in the solid state disk;
the judging module 22 is configured to judge whether the capacity is greater than a preset capacity threshold;
the mapping control module 23 is configured to set the address mapping mechanism of the solid state disk as a first address mapping mechanism when the capacity is greater than a preset capacity threshold, and set the address mapping mechanism of the solid state disk as a second address mapping mechanism when the capacity is less than or equal to the preset capacity threshold;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that of a mapping table required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
It should be further noted that the preset capacity threshold is specifically a threshold related to the capacity of the mapping table, which is determined in advance according to the size of the storage space of the solid state disk. Generally, the size of the preset capacity threshold and the size of the storage space of the solid state disk are in a positive correlation, that is, the larger the storage space of the solid state disk is, the larger the preset capacity threshold may be set to be a larger value.
According to the above, the capacity of the map required by the first address mapping mechanism is smaller than that of the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is better than that of the first address mapping mechanism. Based on this rule, the embodiment of the present invention discloses the following three possible combination schemes. Wherein,
the first combination scheme is specifically that the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
The second combination scheme is specifically that the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
The third combination scheme is that the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a hybrid address mapping mechanism.
In order to reduce the influence of the failure mapping table on the mapping performance of the solid state disk, the address mapping system in this embodiment may further include:
and the cleaning module is used for regularly cleaning the invalid mapping table in the solid state disk according to a preset garbage cleaning period.
Therefore, the embodiment of the invention can flexibly select different address mapping mechanisms according to the capacity degree of the mapping table in the solid state disk. That is, when the capacity of the mapping table in the solid state disk is less than or equal to the preset capacity threshold, because the capacity of the mapping table is smaller at this time, the second address mapping mechanism with better mapping performance can be adopted as the address mapping mechanism of the solid state disk; when the capacity of the mapping table in the solid state disk is larger than a preset threshold, the first address mapping mechanism with a lower requirement on the capacity of the mapping table can be adopted because the capacity of the mapping table is larger at the moment. In summary, the embodiments of the present invention integrate the advantages of two different address mapping mechanisms, so that the solid state disk is ensured to have higher mapping performance while the mapping table of the solid state disk occupies a smaller space.
In addition, the embodiment of the invention further discloses a solid state disk which comprises the address mapping system disclosed above. For details of the address mapping system, reference may be made to the related contents disclosed in the foregoing embodiments, and details are not repeated herein.
Finally, it should also be noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other identical elements in a process, method, article, or apparatus that comprises the element.
The address mapping method, system and solid state disk provided by the present invention are introduced in detail, and a specific example is applied in the present document to explain the principle and implementation of the present invention, and the description of the above embodiment is only used to help understanding the method and core idea of the present invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, there may be variations in the specific embodiments and the application scope, and in summary, the content of the present specification should not be construed as a limitation to the present invention.

Claims (10)

1. An address mapping method applied to a solid state disk is characterized by comprising the following steps:
determining the capacity of a mapping table in the solid state disk;
judging whether the capacity is larger than a preset capacity threshold value or not;
if the capacity is larger than the preset capacity threshold, setting an address mapping mechanism of the solid state disk as a first address mapping mechanism;
if the capacity is smaller than or equal to the preset capacity threshold, setting an address mapping mechanism of the solid state disk as a second address mapping mechanism;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
2. The address mapping method applied to the solid state disk of claim 1, wherein the preset capacity threshold is a threshold related to capacity of a mapping table determined in advance according to a size of a storage space of the solid state disk.
3. The address mapping method applied to the solid state disk of claim 1, wherein the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
4. The address mapping method applied to the solid state disk of claim 1, wherein the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
5. The address mapping method applied to the solid state disk of claim 1, wherein the first address mapping mechanism is a block address mapping mechanism, and the second address mapping mechanism is a hybrid address mapping mechanism.
6. The address mapping method applied to the solid state disk according to any one of claims 1 to 5, further comprising:
and according to a preset garbage removal period, cleaning the invalid mapping table in the solid state disk regularly.
7. An address mapping system applied to a solid state disk, comprising:
the capacity determining module is used for determining the capacity of the mapping table in the solid state disk;
the judging module is used for judging whether the capacity is larger than a preset capacity threshold value or not;
the mapping control module is used for setting the address mapping mechanism of the solid state disk as a first address mapping mechanism when the capacity is larger than the preset capacity threshold, and setting the address mapping mechanism of the solid state disk as a second address mapping mechanism when the capacity is smaller than or equal to the preset capacity threshold;
the capacity of a mapping table required by the first address mapping mechanism is smaller than that required by the second address mapping mechanism, and the mapping performance of the second address mapping mechanism is superior to that of the first address mapping mechanism.
8. The address mapping system applied to the solid state disk of claim 7, wherein the first address mapping mechanism is a hybrid address mapping mechanism, and the second address mapping mechanism is a page address mapping mechanism.
9. The address mapping system applied to the solid state disk of claim 7 or 8, further comprising:
and the cleaning module is used for periodically cleaning the invalid mapping table in the solid state disk according to a preset garbage cleaning period.
10. A solid state disk comprising an address mapping system as claimed in any one of claims 7 to 9.
CN201610274370.3A 2016-04-28 2016-04-28 Address mapping method and system as well as solid-state disk Pending CN105975403A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610274370.3A CN105975403A (en) 2016-04-28 2016-04-28 Address mapping method and system as well as solid-state disk

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610274370.3A CN105975403A (en) 2016-04-28 2016-04-28 Address mapping method and system as well as solid-state disk

Publications (1)

Publication Number Publication Date
CN105975403A true CN105975403A (en) 2016-09-28

Family

ID=56993793

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610274370.3A Pending CN105975403A (en) 2016-04-28 2016-04-28 Address mapping method and system as well as solid-state disk

Country Status (1)

Country Link
CN (1) CN105975403A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101241472A (en) * 2008-03-07 2008-08-13 威盛电子股份有限公司 Mapping management process and system
CN102364450A (en) * 2011-06-27 2012-02-29 浪潮电子信息产业股份有限公司 Method for mapping of Nand Flash physical address and logical address
CN103019958A (en) * 2012-10-31 2013-04-03 香港应用科技研究院有限公司 Method for managing data in solid state memory through data attribute
CN104077235A (en) * 2013-03-26 2014-10-01 擎泰科技股份有限公司 Method of partitioning physical block and memory system thereof
CN104133779A (en) * 2013-05-02 2014-11-05 擎泰科技股份有限公司 Non-volatile memory and method of dynamically adjusting mapping manner of same

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101241472A (en) * 2008-03-07 2008-08-13 威盛电子股份有限公司 Mapping management process and system
CN102364450A (en) * 2011-06-27 2012-02-29 浪潮电子信息产业股份有限公司 Method for mapping of Nand Flash physical address and logical address
CN103019958A (en) * 2012-10-31 2013-04-03 香港应用科技研究院有限公司 Method for managing data in solid state memory through data attribute
CN104077235A (en) * 2013-03-26 2014-10-01 擎泰科技股份有限公司 Method of partitioning physical block and memory system thereof
CN104133779A (en) * 2013-05-02 2014-11-05 擎泰科技股份有限公司 Non-volatile memory and method of dynamically adjusting mapping manner of same

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
马福祥: "SSD中一种地址映射算法研究", 《电子设计工程》 *

Similar Documents

Publication Publication Date Title
EP3367251B1 (en) Storage system and solid state hard disk
EP3188020B1 (en) Data backup and recovery method, device and server thereof
CN106681934B (en) Method and device for recycling garbage of storage device
EP3467635A1 (en) Data writing and reading method and apparatus, and distributed object storage cluster
CN102385554B (en) Method for optimizing duplicated data deletion system
CN105593828A (en) Method for managing files, distributed storage system and management node
US9733835B2 (en) Data storage method and storage server
KR20150106657A (en) Device and method for storing data in distributed storage system
CN114138193B (en) Data writing method, device and equipment for partition naming space solid state disk
CN111290699B (en) Data migration method, device and system
CN104023246A (en) Private video data cloud-storage system and method
CN105260128A (en) Method for writing data in storage device and storage device
CN103106045A (en) Data migration method, system and device at host machine end
CN103874987B (en) Embedded multi-media card partitioned storage space allocation method and terminal
EP3255547A1 (en) Data backup device and method
CN105389266B (en) A kind of data managing method and device
CN106201778B (en) Information processing method and storage equipment
CN108664577B (en) File management method and system based on FLASH idle area
CN106598738A (en) Computer cluster system and parallel computing method thereof
CN113835639B (en) I/O request processing method, device, equipment and readable storage medium
CN103559224A (en) Method and device for hashing metadata objects
CN103116475A (en) Method of automatic simplifying allocation expansion
KR20150139017A (en) Apparatus and method for controlling memory
US8756396B1 (en) Conversion of in-memory data representations
CN105975403A (en) Address mapping method and system as well as solid-state disk

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20160928

RJ01 Rejection of invention patent application after publication