CN105846688A - Method for controlling five-phase six-wire matrix converter carrying unbalanced loads - Google Patents

Method for controlling five-phase six-wire matrix converter carrying unbalanced loads Download PDF

Info

Publication number
CN105846688A
CN105846688A CN201610318083.8A CN201610318083A CN105846688A CN 105846688 A CN105846688 A CN 105846688A CN 201610318083 A CN201610318083 A CN 201610318083A CN 105846688 A CN105846688 A CN 105846688A
Authority
CN
China
Prior art keywords
phase
voltage
virtual
brachium pontis
load
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610318083.8A
Other languages
Chinese (zh)
Other versions
CN105846688B (en
Inventor
王秀云
王汝田
赵艳锋
母兴军
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Northeast Electric Power University
Original Assignee
Northeast Dianli University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northeast Dianli University filed Critical Northeast Dianli University
Priority to CN201610318083.8A priority Critical patent/CN105846688B/en
Publication of CN105846688A publication Critical patent/CN105846688A/en
Application granted granted Critical
Publication of CN105846688B publication Critical patent/CN105846688B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02MAPPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M5/00Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
    • H02M5/40Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
    • H02M5/42Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
    • H02M5/44Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
    • H02M5/453Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M5/458Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M5/4585Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only having a rectifier with controlled elements
    • HELECTRICITY
    • H02GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02PCONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P27/00Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
    • H02P27/04Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
    • H02P27/06Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
    • H02P27/08Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Ac-Ac Conversion (AREA)

Abstract

The invention discloses a method for controlling five-phase six-wire matrix converter carrying unbalanced loads. By applying an indirect conversion method, a five-phase six-wire matrix converter is equivalent to a virtual alternating-direct-alternating structure which comprises a virtual rectifier stage and a virtual inverter stage. On this basis, a traditional double space vector modulation strategy is applied to a 3*5 part, and a duty ratio of a corresponding vector combination is obtained; a PWM method is applied to modulating a central line bridge arm alone, a duty ration of the central line bridge arm is analyzed and derived, voltage of a load neutral point is controlled to be a corresponding zero sequence voltage, a switching sequence of the 3*5 part and the central line bridge arm is reasonably optimized, and switchover frequency is minimized in a modulation period. Test results show that the method disclosed in the invention can enable the five-phase six-wire matrix converter to have sinusoidal asymmetric five phase load voltage when the five-phase six-wire matrix converter carries balanced loads or unbalanced loads.

Description

Five phase six line matrix converter control method under unbalanced load
Technical field
The invention belongs to electronic power converter control field, be five phase six line matrix converters under a kind of unbalanced load Control method, the problem of output loading Voltage unbalance during for solving five phase matrix converter band unbalanced loads.
Background technology
Along with the fast development of converters, motor driven systems gradually breaks away from the constraint of the number of phases, and by heterogeneous, the number of phases is big Converter in 3 is powered polyphase machine drive system, provides new approach for realizing High-power AC drives, and polyphase matrix becomes The most therefore parallel operation has obtained studying widely.Compared with traditional three-phase drive system, polyphase machine drive system has many excellent Point, failure tolerance therein can improve the reliability of system, i.e. breaks down (phase when a certain phase of polyphase machine or a few phase When in unbalanced load) and cannot properly functioning time, system remains to normally carry out fall volume operation mutually with remaining, and without shutting down. On the other hand, in actual applications, matrix converter is frequently encountered the situation of laod unbalance.Will lead during laod unbalance Cause load voltage is asymmetric, and asymmetric load voltage is unfavorable for the properly functioning of load, even can damage load.
Topology and the research relative maturity of control strategy thereof to the matrix converter band unbalanced load that three-phase exports at present, three Phase four bridge legs matrix converter applies the modulation principle of three-dimensional space vector of voltage so that three-phase four-arm matrix converter has Good using value.But, present stage for the matrix converter band unbalanced load of heterogeneous output correlative study relatively Few.And three-dimensional voltage space vector modulation method application in the matrix converter band unbalanced load of heterogeneous output seems Complex.
Summary of the invention
It is an object of the invention to, propose a kind of scientific and reasonable, applicability is strong, five phase six line square under the unbalanced load that effect is good Battle array inverter control method.
Realize goal of the invention employed technical scheme comprise that, five phase six line matrix converter control methods under a kind of unbalanced load, Wherein, five phase six line matrix converters are made up of 18 two-way power switch, 15 in described 18 power switch Three-phase input power and five phase loads being connected, the other three power switch is connected at load neutral point by center line brachium pontis, its In arbitrarily input mutually by six of which power switch with export five phases and center line brachium pontis is connected, it is characterised in that: application change indirectly Changing method, five phase six line matrix converters are equivalent to virtual AC-DC-AC structure, described virtual AC-DC-AC structure includes virtual whole Stream level and virtual inverse cascade, on this basis, the Double Space Vector Modulation strategy to 3 × 5 certain applications therein, and obtain phase Answering the dutycycle of vectorial combination, center line brachium pontis individually uses PWM method to be modulated simultaneously, analyzes, derives center line bridge The dutycycle of arm, and the voltage controlling load neutral point is corresponding residual voltage, then reasonably optimizing 3 × 5 part and center line bridge The switching sequence of arm so that it is the switching times within a modulation period is minimum.
The function expression of described dutycycle is:
Virtual rectification stage duty cycle functions:
d μ = T μ / T s = m c s i n ( π / 3 - θ c ) d γ = T γ / T s = m c s i n ( θ c ) d 0 c = T 0 c / T s = 1 - d μ - d γ
In formula, mcFor current-modulation ratio;θcFor input current sector angle;TsFor modulation period;Tμ、Tγ、T0cAnd dμ、dγ、 d0cIt is respectively time and the dutycycle of corresponding vector;
In virtual inverse cascade, the duty cycle functions of five phase brachium pontis is:
d α L = T α L / T s = 1 s i n ( 4 π / 5 ) 1 η · M + L U o m u p n s i n ( π 5 - θ v ) d α M = T α M / T s = η · d α L d β L = T β L / T s = 1 s i n ( 4 π / 5 ) 1 η · M + L U o m u p n s i n ( θ v ) d β M = T β M / T s = η · d β L d 0 v = T 0 v / T s = 1 - ( d α L + d α M + d β L + d β M )
In formula, UomFor output phase voltage amplitude;θvFor angle, output voltage sector;upnThe DC voltage exported for virtual rectification stage; M=0.4;L=0.8cos (π/5);TαL、TαM、TβL、TβMAnd dαL、dαM、dβL、dβMIt is respectively the action time of respective vectors And dutycycle;η is the relative ratios of the middle vector on same direction and big vector;In order to ensure to export five phase voltage waveforms for sine Ripple, η should be equal to 0.618;
The duty cycle functions of the vectorial combination of described 3 × 5 parts is:
d μ α M = d μ · d α M ; d μ α L = d μ · d α L ; d μ β M = d μ · d β α M ; d μ β L = d μ · d β L d γ α M = d γ · d α M ; d γ α L = d γ · d α L ; d γ β M = d γ · d β α M ; d γ β L = d γ · d β L d 0 = 1 - ( d μ α M + d μ α L + d μ β M + d μ β L + d γ α M + d γ α L + d γ β M + d γ β L )
Described zero sequence voltage component is
u r Z = 1 sin ( 4 π / 5 ) ( 1 + η ) η · M + L U o m 2 [ sin ( π 5 - θ v ) + sin ( θ v ) ] - u max
Wherein, urZFor zero sequence voltage component, umaxFor exporting the maximum of five phase voltages;
In described virtual inverse cascade, the duty cycle functions of center line brachium pontis is:
d N = u r Z u p n + 0.5
It is further:
(1) on the equivalent AC-DC-AC architecture basics of five phase six line matrix converters, according to space vector modulation algorithm, really In a fixed switch periods, each vector duty cycle d of virtual rectification stageμ、dγ、d0cEach arrow with five phase brachium pontis in virtual inverse cascade Amount dutycycle dαL、dαM、dβL、dβM、d0v;Each vector duty cycle of two-stage is combined and obtains 3 × 5 each vectorial combinations of part Dutycycle dμαL、dμαM、dμβL、dμβM、dγαL、dγαM、dγβL、dγβMAnd d0
(2) center line brachium pontis uses PWM method, and its dutycycle is dN, controlling load neutral point voltage is corresponding zero sequence electricity Pressure urZSo that it is under unbalanced load, obtain the load voltage of symmetry;
(3) 3 × 5 parts of five phase six line matrix converters and the on off state of center line brachium pontis are optimized combination, rationally Arrange the sequence of switches, it is ensured that the switching times in the modulation period is minimum.
Compared with prior art, the invention has the beneficial effects as follows:
Five phase six line matrix converter control method under a kind of unbalanced load of the present invention, it is possible to make it uneven at five phase loads Still ensure that output loading voltage symmetry during weighing apparatus, in the case of phase shortage, also can ensure the properly functioning of other phase, to the center line introduced Brachium pontis uses PWM method individually to control, and remainder uses space vector modulation algorithm, and modulator approach is the most square Just, it is to avoid using the complexity of three-dimensional voltage space vector modulation method, have methodological science reasonable, applicability is strong, effect The advantage such as good.
Accompanying drawing explanation
Fig. 1 is the topology diagram of five phase six line matrix converters;
Fig. 2 is the equivalent AC-DC-AC model structure figure of five phase six line matrix converters;
Fig. 3 is the input current space vector distribution schematic diagram of virtual rectification stage;
Fig. 4 is that reference input current phasor synthesizes schematic diagram;
Fig. 5 is the space vector of voltage distribution schematic diagram at first harmonic spatial of virtual inverse cascade;
Fig. 6 is reference output voltage Vector modulation schematic diagram;
Fig. 7 is the complete topology structure chart of inverse cascade band unbalanced load;
Fig. 8 is the sequence of switches schematic diagram within a modulation period;
Fig. 9 is the simulation waveform figure under balanced load;
Figure 10 is the simulation waveform figure under unbalanced load;
Figure 11 is under unbalanced load, Output simulation oscillogram when B phase breaks.
Detailed description of the invention
With specific embodiment, technical solution of the present invention is described in further detail below in conjunction with the accompanying drawings.
Five phase six line matrix converter control method under a kind of unbalanced load of the present invention so that it is in balanced load and imbalance The symmetry of phase output voltage is all can guarantee that in the case of load.The topological structure of five phase six line matrix converters as it is shown in figure 1, The center line brachium pontis newly increased is connected at the neutral point of five phase loads.Its equivalence AC-DC-AC model is at five phase matrix converters Adding the equivalence of center line brachium pontis on the basis of equivalent model, the model after equivalence is by virtual rectification stage and five virtual phases six The cascade of line inverse cascade forms, as shown in Figure 2.
The input current space vector of virtual rectification stage is distributed as it is shown on figure 3, it includes 3 null vectors of 6 effective current vectors Amount.As reference input current phasor IrefIt is positioned at a certain sector, can be by the two of this sector adjacent effective vector Iμ, IγAnd Zero vector I0Synthesize, as shown in Figure 4.IrefIt is represented by
Iref=dμIμ+dγIγ+d0cI0 (1)
Convolution (1), can be obtained by sine
d μ = T μ / T s = m c s i n ( π / 3 - θ c ) d γ = T γ / T s = m c s i n ( θ c ) d 0 c = T 0 c / T s = 1 - d μ - d γ - - - ( 2 )
In formula, mcFor current-modulation ratio;θcFor input current sector angle;TsFor modulation period;Tμ、Tγ、T0cAnd dμ、dγ、 d0cIt is respectively time and the dutycycle of corresponding vector.
The space vector of voltage of virtual inverse cascade first harmonic spatial distribution as shown in Figure 5.It includes 30 effective vectors (ten Big vector, ten small vectors of ten middle vectors) and 2 Zero voltage vectors.Each voltage sector all has six effective vectors adjacent, In order to obtain the output reference voltage U of maximumref, only select adjacent two big vector UαL, UβLWith two middle vector UαM, UβMAnd zero vector U0Come synthesized reference output voltage vector, as shown in Figure 6, the U in figureαAnd UβFor
U α = d α L U α L + d α M U α M U β = d β L U β L + d β M U β M - - - ( 3 )
Convolution (3), UrefIt is represented by
Uref=dαLUαL+dαMUαM+dβLUβL+dβMUβM+d0U0 (4)
According to formula (3) and formula (4), sine can obtain
d α L = T α L / T s = 1 s i n ( 4 π / 5 ) 1 η · M + L U o m u p n s i n ( π 5 - θ v ) d α M = T α M / T s = η · d α L d β L = T β L / T s = 1 s i n ( 4 π / 5 ) 1 η · M + L U o m u p n s i n ( θ v ) d β M = T β M / T s = η · d β L d 0 v = T 0 v / T s = 1 - ( d α L + d α M + d β L + d β M ) - - - ( 5 )
In formula, UomFor output phase voltage amplitude;θvFor angle, output voltage sector;M=0.4;L=0.8cos (π/5);TαL、TαM、 TβL、TβMAnd dαL、dαM、dβL、dβMIt is respectively action time and the dutycycle of respective vectors.η is the middle arrow on same direction Amount and the relative ratios of big vector.In order to ensure that exporting five phase voltage waveforms is sine wave, η should be equal to 0.618.
The virtual rectification stage of five phase matrix converters and the duty of the vectorial combination of virtual inverse cascade can be obtained by formula (2) and formula (5) Ratio:
d μ α M = d μ · d α M ; d μ α L = d μ · d α L ; d μ β M = d μ · d β α M ; d μ β L = d μ · d β L ; d γ α M = d γ · d α M ; d γ α L = d γ · d α L ; d γ β M = d γ · d β α M ; d γ β L = d γ · d β L ; d 0 = 1 - ( d μ α M + d μ α L + d μ β M + d μ β L + d γ α M + d γ α L + d γ β M + d γ β L ) - - - ( 6 )
The task of virtual rectification stage is to be modulated three-phase input voltage, and output DC voltage powers to virtual inverse cascade, load On output voltage exported by virtual inverse cascade, so when input voltage is symmetrical, load for unbalanced load time, it is right only to need Virtual inverse cascade in Fig. 2 is analyzed.Virtual inverse cascade band in the equivalent topologies of five phase six line matrix converters is uneven The complete topology structure of resistance sense load is as shown in Figure 7.
The DC voltage u of virtual rectification stage outputpnFor steady state value.For the ease of analyzing, it is assumed that upnIt is divided into two parts, in Point is O, and current potential is zero.LfAnd CfFor output inductor and filter capacitor;uAO、uBO、uCO、uDO、uEOFor output five The phase brachium pontis voltage to O point, uNOFor the center line brachium pontis voltage to O point;uAN、uBN、uCN、uDN、uENIt is five phase loads Voltage;iA、iB、iC、iD、iEIt is five phase load electric currents, iNOutput electric current for center line brachium pontis.Output voltage can be obtained by figure Equation:
uXO-uNO=Lf·diX/dt+uXN, X=A, B, C, D, E (7)
Due to output inductor LfValue the least, therefore Lf·diX/ dt can ignore, then five phase output voltages by five phase brachium pontis to O point Voltage and load neutral point voltage determine, the nodal method of analysis can calculate neutral point voltage uNO:
u N O = u A O Y A ′ + u B O Y B ′ + u C O Y C ′ + u C O Y D ′ + u C O Y E ′ Y A ′ + Y B ′ + Y C ′ + Y D ′ + Y E ′ - - - ( 8 )
In formula,
Y X ′ = 1 Z X ′ = 1 Z X / / Z C f + Z L f , X = A , B , C , D , E - - - ( 9 )
Wherein, Y 'XFor output resultant admittance, Z 'XFor output total impedance, ZXWithIt is respectively load impedance, filter capacitor impedance With filter inductance impedance.
For five phase matrix converters, owing to five phase loads are asymmetric, from formula (8), the current potential u of load neutral pointNO It is no longer 0, there occurs drift.Convolution (7) knows that the voltage in load is no longer five symmetrical sine waves, so five phase matrixs Converter can not band unbalanced load.When using five phase six line matrix converters, the current potential of load neutral point just can be by center line The output voltage u of brachium pontisNOControl, as long as center line brachium pontis uses suitable control method, it is possible to obtain five phase sines right The output voltage claimed.
Assume that exporting five phase reference voltages is
u r A u r B u r c u r D u r E = U o m cos ( ω o t ) c o s ( ω o t - 2 π / 5 ) cos ( ω o t - 4 π / 5 ) cos ( ω o t - 6 π / 5 ) cos ( ω o t - 8 π / 5 ) - - - ( 10 )
In formula, UomFor output phase voltage amplitude;ωoFor output voltage angular frequency.
Assume that reference voltage vector is at the Ith sector (now, θvoT, 0≤ωot≤π/5).The dutycycle of each vector is calculated by formula (6), And according to the on off state of vector corresponding in Fig. 5, the voltage of O point is by the five phase brachium pontis that can obtain virtual inverse cascade
u A O = u p n 2 ( d α M + d α L + d β M + d β L ) u B O = u p n 2 ( - d α M + d α L + d β M + d β L ) u C O = u p n 2 ( - d α M - d α L + d β M - d β L ) u D O = - u p n 2 ( d α M + d α L + d β M + d β L ) u E O = u p n 2 ( - d α M + d α L + d β M - d β L ) - - - ( 11 )
Formula (5) is substituted into formula (11), and abbreviation can obtain
u A O = k ( 1 + η ) U o m 2 [ sin ( π 5 - θ v ) + sin ( θ v ) ] u B O = k U o m 2 [ ( 1 - η ) sin ( π 5 - θ v ) + ( 1 + η ) sin ( θ v ) ] u C O = - k U o m 2 [ ( 1 + η ) sin ( π 5 - θ v ) + ( 1 - η ) sin ( θ v ) ] u D O = - k ( 1 + η ) U o m 2 [ sin ( π 5 - θ v ) + sin ( θ v ) ] u E O = k ( 1 - η ) U o m 2 [ sin ( π 5 - θ v ) - sin ( θ v ) ] - - - ( 12 )
In formula,
k = 1 s i n ( 4 π / 5 ) 1 η · M + L - - - ( 13 )
It is each mutually with reference to output phase voltage that each voltage in formula (12) deducts in formula (10), obtains the zero sequence voltage component of each phase voltage:
u r A Z = u A O - u r A = k ( 1 + η ) U o m 2 [ sin ( π 5 - θ v ) + sin ( θ v ) ] - u r A u r B Z = u B O - u r B = k U o m 2 [ ( 1 - η ) sin ( π 5 - θ v ) + ( 1 + η ) sin ( θ v ) ] - u r B u r C Z = u C O - u r C = - k U o m 2 [ ( 1 + η ) sin ( π 5 - θ v ) + ( 1 - η ) sin ( θ v ) ] - u r C u r D Z = u D O - u r D = - k ( 1 + η ) U o m 2 [ sin ( π 5 - θ v ) + sin ( θ v ) ] - u r D u r E Z = u E O - u r E = k ( 1 - η ) U o m 2 [ sin ( π 5 - θ v ) - sin ( θ v ) ] - u r E - - - ( 14 )
Obtained by formula (14)
u r A Z - u r B Z = kηU o m sin ( π 5 - θ o ) - u r A B = kηU o m cos ( ω o t + 3 π 10 ) - 2 sin ( π 5 ) U o m cos ( ω o t + 3 π 10 ) = [ k η - 2 sin ( π 5 ) ] U o m cos ( ω t + 3 π 10 ) = 0 - - - ( 15 )
In like manner, obtain
u r B Z - u r C Z = 0 u r C Z - u r D Z = 0 u r D Z - u r E Z = 0 - - - ( 16 )
Known by formula (15) and formula (16)
urAZ=urBZ=urCZ=urDZ=urEZ=urZ (17)
With equally, it is possible to release the u in other sectorsrAZ、urBZ、urCZ、urDZAnd urEZ, and obtain same formula (17) knot equally Opinion.
Formula (15), (16) and formula (17) illustrate in output voltage when inverse cascade uses space vector modulation in addition to reference voltage, also Containing zero sequence voltage component urZ, zero-sequence component urZCan be by the amplitude of output reference voltage vector and sector angle θ of sector, placevReally Fixed.
Analyzed from above, when load be five balance each other load time, neutral point voltage is residual voltage urZ, load voltage waveform It is five symmetrical sine waves;When laod unbalance, neutral point voltage there occurs drift, is no longer residual voltage, load electricity Corrugating is five phase asymmetrical voltages.
Owing to center line brachium pontis is directly connected at the neutral point of load, it is possible to directly voltage to neutral uNOIt is controlled.By formula (7) (17)
urX+urZ-uNO=uXN (18)
Formula (18) illustrates, as long as controlling neutral point voltage u in a suitable approachNOFor zero-sequence component urZ, no matter load what is in State, all can make five phase output voltages is five symmetrical phase reference voltages.
It is positioned at the 1st sector, as a example by output reference voltage is positioned at the Ith sector, it is assumed that virtual inverse cascade center line with input reference current The upper brachium pontis S of brachium pontisNpDutycycle be dN, the dutycycle of its lower brachium pontis is 1-dN.The output DC voltage of the most virtual rectification stage For
upn=dμuab+dγuac+d0ruaa (19)
According to formula (19) and Fig. 7, the voltage u of center line brachium pontis can be obtainedNO
u N O = u a b 2 d μ d N - u a b 2 d μ ( 1 + d N ) + u a c 2 d γ d N - u a c 2 d γ ( 1 - d N ) + u a a 2 d 0 r d N - u a a 2 d 0 r ( 1 - d N ) = u p n 2 d N + u p n 2 ( 1 - d N ) = u p n 2 ( 2 d N - 1 ) - - - ( 20 )
Work as uNO=urZTime, can be in the hope of the dutycycle of center line brachium pontis:
d N = u r Z u p n + 0.5 - - - ( 21 )
In conjunction with the Space Vector Modulation Strategy of five phase matrix converters, five phase six line matrix converters are within a modulation period The sequence of switches is as shown in Figure 8.Dutycycle d in figure1And d2It is respectively, d1=dμαM+dμβL+dμαL+dμβM, d2=dγαM+dγβL+dγαL+dγβM.3 × 5 parts therein switch according to the order of Fig. 8 (a);When reference input current phasor Be positioned at odd number of sectors (the 1st, 3,5 sector) interior time, center line brachium pontis switch transfer sequence be modulated according to Fig. 8 (b);When being positioned at When even sectors (the 2nd, 3,6 sector) is interior, it is modulated according to Fig. 8 (c).The switching times that this ensure that switch is minimum, Thus decrease switching loss.
In order to verify validity and the feasibility of put forward control method, in the case of Fig. 9 gives balanced load, use side of the present invention Output five phase load voltage waveform during method, export five phase current waveform and current in middle wire waveform;Figure 10 gives unbalanced load In the case of, use the inventive method time output five phase load voltage waveform, export five phase current waveform and current in middle wire waveform; When the B phase in the case of unbalanced load that gives Figure 11 breaks, output five phase load voltage waveform when using the inventive method, defeated Go out five phase current waveform and current in middle wire waveform.
As shown in Figure 9, when load balance, output voltage and current waveform are the sine wave of symmetry, now output center line bridge Arm electric current is almost nil.By the result figure in contrast Figure 10 and Figure 11, can obtain, along with the increase of laod unbalance degree, The current amplitude of center line brachium pontis becomes big the most accordingly.But, in addition to B phase, remaining 4 phase load voltage waveform is still symmetrical Sinusoidal wave, it is possible to normally to work.
In sum, in the case of load balance and imbalance, this method all can guarantee that the balance of output phase voltage.Thus verify Five phase six line matrix converters value in actual applications.
Although above in conjunction with accompanying drawing, invention has been described, but the invention is not limited in above-mentioned detailed description of the invention, Above-mentioned detailed description of the invention is schematic, and nonrestrictive, those of ordinary skill in the art under the enlightenment of the present invention, In the case of without departing from invention objective, it is also possible to make other form, within these belong to the protection of the present invention.

Claims (4)

  1. null1. five phase six line matrix converter control method under a unbalanced load,Wherein,Five phase six line matrix converters are made up of 18 two-way power switch,Three-phase input power and five phase loads are connected by 15 in described 18 power switch,The other three power switch is connected at load neutral point by center line brachium pontis,Wherein arbitrarily input mutually by six of which power switch with export five phases and center line brachium pontis is connected,It is characterized in that: application indirect conversion method,Five phase six line matrix converters are equivalent to virtual AC-DC-AC structure,Described virtual AC-DC-AC structure includes virtual rectification stage and virtual inverse cascade,On this basis,Double Space Vector Modulation strategy to 3 × 5 certain applications therein,And obtain the dutycycle of respective vectors combination,Center line brachium pontis individually uses PWM method to be modulated simultaneously,Analyze、Derive the dutycycle of center line brachium pontis,And the voltage controlling load neutral point is corresponding residual voltage,Then reasonably optimizing 3 × 5 part and the switching sequence of center line brachium pontis,It is minimum for making its switching times within a modulation period.
  2. Five phase six line matrix converter control methods under a kind of unbalanced load the most according to claim 1, is characterized in that: the function expression of described dutycycle is:
    Virtual rectification stage duty cycle functions:
    In formula, mcFor current-modulation ratio;θcFor input current sector angle;TsFor modulation period;Tμ、Tγ、T0cAnd dμ、dγ、d0cIt is respectively time and the dutycycle of corresponding vector;
    In virtual inverse cascade, the duty cycle functions of five phase brachium pontis is:
    In formula, UomFor output phase voltage amplitude;θvFor angle, output voltage sector;upnThe DC voltage exported for virtual rectification stage;M=0.4;L=0.8cos (π/5);Tα L、Tα M、Tβ L、Tβ MAnd dα L、dα M、dβ L、dβ MIt is respectively action time and the dutycycle of respective vectors;η is the relative ratios of the middle vector on same direction and big vector;In order to ensure that exporting five phase voltage waveforms is sine wave, η should be equal to 0.618;
    Wherein, the duty cycle functions of the vectorial combination of described 3 × 5 parts is:
  3. Five phase six line matrix converter control methods under a kind of unbalanced load the most according to claim 1, is characterized in that: described zero sequence voltage component is
    In described virtual inverse cascade, the duty cycle functions of center line brachium pontis is:
    Wherein, urZFor zero sequence voltage component, umaxFor exporting the maximum of five phase voltages.
  4. Five phase six line matrix converter control methods under a kind of unbalanced load the most according to claim 1, is characterized in that: be further:
    (1) on the equivalent AC-DC-AC architecture basics of five phase six line matrix converters, according to space vector modulation algorithm, in determining a switch periods, each vector duty cycle d of virtual rectification stageμ、dγ、d0cEach vector duty cycle d with five phase brachium pontis in virtual inverse cascadeα L、dα M、dβ L、dβ M、d0v;Each vector duty cycle of two-stage is combined dutycycle d obtaining 3 × 5 each vectorial combinations of partμα L、dμα M、dμβ L、dμβ M、dγα L、dγα M、dγβ L、dγβ MAnd d0
    (2) center line brachium pontis uses PWM method, and its dutycycle is dN, controlling load neutral point voltage is corresponding residual voltage urZSo that it is under unbalanced load, obtain the load voltage of symmetry;
    (3) 3 × 5 parts of five phase six line matrix converters and the on off state of center line brachium pontis are optimized combination, the reasonable arrangement sequence of switches, it is ensured that the switching times in the modulation period is minimum.
CN201610318083.8A 2016-05-13 2016-05-13 Five phases, six line matrix converter control method under unbalanced load Expired - Fee Related CN105846688B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610318083.8A CN105846688B (en) 2016-05-13 2016-05-13 Five phases, six line matrix converter control method under unbalanced load

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610318083.8A CN105846688B (en) 2016-05-13 2016-05-13 Five phases, six line matrix converter control method under unbalanced load

Publications (2)

Publication Number Publication Date
CN105846688A true CN105846688A (en) 2016-08-10
CN105846688B CN105846688B (en) 2019-10-22

Family

ID=56591894

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610318083.8A Expired - Fee Related CN105846688B (en) 2016-05-13 2016-05-13 Five phases, six line matrix converter control method under unbalanced load

Country Status (1)

Country Link
CN (1) CN105846688B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106787805A (en) * 2017-01-04 2017-05-31 东北电力大学 The bridge arm dual stage matrix converter Carrier-based PWM control strategy of five phase six under unbalanced load
CN107453638A (en) * 2017-08-23 2017-12-08 东南大学 A kind of Five-phase inverter pulse duration modulation method
CN111896799A (en) * 2020-08-05 2020-11-06 阳光电源股份有限公司 Method and device for calculating average loss of power device
CN112491282A (en) * 2020-11-06 2021-03-12 东北电力大学 Y-source two-stage matrix converter modulation method based on carrier PWM

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101632217A (en) * 2007-03-14 2010-01-20 株式会社明电舍 Matrix converter space vector modulation method
CN101867300A (en) * 2009-04-16 2010-10-20 上海三菱电梯有限公司 Control method and control device for matrix converter
CN102270934A (en) * 2011-07-28 2011-12-07 南京航空航天大学 Control realization method for single-stage three-phase four-bridge arm matrix converter
CN105119547A (en) * 2015-09-08 2015-12-02 江苏大学 Full-vector control method of five-phase fault-tolerant permanent magnet motor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101632217A (en) * 2007-03-14 2010-01-20 株式会社明电舍 Matrix converter space vector modulation method
CN101867300A (en) * 2009-04-16 2010-10-20 上海三菱电梯有限公司 Control method and control device for matrix converter
CN102270934A (en) * 2011-07-28 2011-12-07 南京航空航天大学 Control realization method for single-stage three-phase four-bridge arm matrix converter
CN105119547A (en) * 2015-09-08 2015-12-02 江苏大学 Full-vector control method of five-phase fault-tolerant permanent magnet motor

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
唐俊等: "五相逆变系统的SVPWM实现方法", 《电工技术学报》 *
王汝田等: "不平衡负载情况下矩阵变换器的拓扑改进及控制策略", 《中国电机工程学报》 *

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106787805A (en) * 2017-01-04 2017-05-31 东北电力大学 The bridge arm dual stage matrix converter Carrier-based PWM control strategy of five phase six under unbalanced load
CN107453638A (en) * 2017-08-23 2017-12-08 东南大学 A kind of Five-phase inverter pulse duration modulation method
CN107453638B (en) * 2017-08-23 2019-10-11 东南大学 A kind of Five-phase inverter pulse duration modulation method
CN111896799A (en) * 2020-08-05 2020-11-06 阳光电源股份有限公司 Method and device for calculating average loss of power device
CN111896799B (en) * 2020-08-05 2023-08-08 合肥零碳技术有限公司 Calculation method and device for average loss of power device
CN112491282A (en) * 2020-11-06 2021-03-12 东北电力大学 Y-source two-stage matrix converter modulation method based on carrier PWM
CN112491282B (en) * 2020-11-06 2021-10-01 东北电力大学 Y-source two-stage matrix converter modulation method based on carrier PWM

Also Published As

Publication number Publication date
CN105846688B (en) 2019-10-22

Similar Documents

Publication Publication Date Title
CN107317500B (en) A kind of bus capacitor voltage balancing control method of four level converter of neutral point clamp
CN104811067B (en) PR (proportional resonant) controller-based NMC-HVDC (modular multilevel converter-high voltage direct current) circulating current suppression method
CN102761284B (en) Accuracy control method for single-phase diode clamping three level midpoint potential imbalance
CN105846688A (en) Method for controlling five-phase six-wire matrix converter carrying unbalanced loads
CN106787805B (en) Five phases, six bridge arm dual stage matrix converter Carrier-based PWM control strategy under unbalanced load
CN112003491B (en) Control method and system of modular parallel three-phase three-level inverter
CN101075786B (en) Double-stage and four-feet matrix transformer based on generalized carrier modulation and its modulation
CN103227582B (en) A kind of space vector width pulse modulation method for six phase inverter power supplys
CN103107761B (en) Three-dimensional space vector pulse width modulation (SVPWM) method based on four-phrase five-wire topology
CN109586590B (en) Multifunctional space vector modulation method for current source type current transformer
CN106208737A (en) Model prediction current control method based on third-harmonic zero-sequence voltage matrix converter
Tolunay Space Vector Pulse Width Modulationfor Three-Level Converters: a LabVIEW Implementation
CN107872167A (en) A kind of level neutral-point-clamped current transformer Virtual Space vector modulation method of voltage-type three
Chauhan et al. Current error space phasor based hysteresis controller for two-level and three-level converters used in shunt active power filters
CN104201923B (en) Three-phase four-arm isolated form inverter control method
CN104660135A (en) 120-degree AB coordinate system based SVPWM (Space Vector Pulse Width Modulation) method
CN106169860A (en) Current source type converter optimum DC ripple mixed type modulator approach
Corzine et al. High state count power converters: An alternate direction in power electronics technology
Malekjamshidi et al. Analysis and comparison of direct matrix converters controlled by space vector and Venturini modulations
Nguyen et al. A carrier-based pulse width modulation method for indirect matrix converters
Pregitzer et al. Simulation and implementation results of a 3 phase 4 wire shunt active power filter
Arazm et al. Model predictive control on grid connected fifteen-level packed U-Cell (PUC15) inverter
Zhi et al. A new direct power control strategy for grid connected voltage source converters
CN103166224B (en) Method for optimizing output inductance of three-phase four-wire system parallel active power filter
Haederli et al. Neutral point control in multi level converters applying novel modulation schemes

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20191022