CN105844020A - Abstract integration design method of complex electronic system - Google Patents
Abstract integration design method of complex electronic system Download PDFInfo
- Publication number
- CN105844020A CN105844020A CN201610173036.9A CN201610173036A CN105844020A CN 105844020 A CN105844020 A CN 105844020A CN 201610173036 A CN201610173036 A CN 201610173036A CN 105844020 A CN105844020 A CN 105844020A
- Authority
- CN
- China
- Prior art keywords
- hardware
- software
- function
- model
- abstract
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
Abstract
The invention puts forward an abstract integration design method of a complex electronic system, and aims to provide an open type system structure method which supports to insert new functions, is convenient for inserting an expandable module and exhibits high efficiency in integration, test and verification. The abstract integration design method is realized through the following technical scheme: in a complex electronic information system, through the interconnection of a hardware bus and/ or software bus, constructing an open physical hardware platform and an open type software platform, and establishing an abstract set of three sub-layers including a practical physical platform set layer, a software logic component set layer and a system function application set layer; in a visual modeling environment, analyzing and decomposing the complex electronic system, and constructing a hardware model, a software model and a deployment configuration model described by a logic component meta-model; and finally, uniformly storing logic component operation bodies in a file server or independently storing the logic component operation bodies in the nonvolatile memory of each hardware node, and analyzing and operating a blueprint file by a target system to deploy the logic component on the hardware nodes of a preset function unit.
Description
Technical field
The present invention relates to a kind of open, Hierarchical abstraction integral design method of sophisticated electronic of can growing up information system.
Background technology
Along with microelectric technique development and innovation, the integrated level of large scale integrated circuit and technological level are the most not
Disconnected raising.Silicon materials and the combination of the wisdom of humanity, produce high-volume low cost, high-quality and high-precision microelectronic structure
Module, promotes a brand-new technical field and the development of industry.Current sophisticated electronic information system generally uses " association type "
Mode carry out design of system integration, system is made up of some independent function devices, and each function device is separate, and function sets
It is interconnected by STD bus (such as 1553B) between Bei.This system integration method is relatively easy, but this integrated after
System have the disadvantage in that the software and hardware resources of system is enclosed in each standalone feature device interior, resource does not opens, it is impossible to altogether
Enjoy；System do not possess opening, can growth, after system once designs, be difficult to be modified, be difficult to insert new function
Demand；System can not the demand of adaptive technique progress, when new device, new technique occur, can only be to composition system
Each autonomous device carry out overall change, cost is the highest；These defects make traditional electronic system in the long life cycle of system
Overall performance, all there is obvious defect in the aspect such as Life cycle cost, system bulk, weight.
For the problems referred to above, New Generation of Complicated Electronic information system, space station electronic information contour performance sophisticated electronic
Information system, has broken the restriction of conditional electronic integration of information system in thinking, using the equipment of multiple functional independences as one
Overall unified considering, carrying out high integrity based on " module " rather than equipment integrated, hyundai electronics is equipped by breaking of this thinking
The development of system serves great impetus.But this New Generation of Complicated Electronic Information System Design difficulty is very big, mainly
Being because in such systems, each standalone feature equipment of composition system the most no longer exists, and the substitute is each hardware module
Resource, each functional software module resource.Height coupling between these actual resources, the amendment of any one parts all may impact
To other actual resource of system, pull one hair and move the whole body.Simultaneity factor Integrated design should consider the current state of the art,
Take into account the factor such as change of the future developing trend of technology, system top level mission requirements again, cause difficulty that system designs and multiple
Polygamy sharply increases, and if systems soft ware component resource is more than 100, physical hardware restructural subordinate processes node resource and exceedes
400, then it is deployed to the deployment scheme of physical node from software component and exceedesKind, traditional " document+file "
System Integration Methodology has been difficult to adapt to the electronic information design that this new high is complicated.
Summary of the invention
It is an object of the invention to for a new generation's high complexity electronic information, it is provided that a kind of support New function extension,
Facilitate new expansible module to insert, there is the demand change ability that rapidly adapts to, integrated, test, verify efficiently, Hierarchical abstraction
The open architecture method of Integrated design sophisticated electronic information system.
The above-mentioned purpose of the present invention can be reached by following measures, the abstract Integrated design side of a kind of Complex Electronic Systems Based
Method, it is characterised in that comprise the steps, in sophisticated electronic information system, is divided into goal systems open hardware layer, opens
Put formula software layer and task function layer, interconnected by hardware bus and software bus and build open physical hardware platform and/or open
Put formula software platform, set up actual physics platform set layer, software logic component set layer and systemic-function set of applications layer this three
Plant Hierarchical abstraction set；Actual resource in set layer, is gathered between layer and set layer by bus bar soft, hard together
Actual resource realizes association by mapping relations, sets up the open architecture of sophisticated electronic information system；Then by visual
Change modeling tool set pair every layer entity resource and carry out abstract design and the deployment of system blueprint, build abstract resource model, take out
The logic means meta-model of all kinds of resources and incidence relation, and in visual modeling environment, Complex Electronic Systems Based is analyzed,
Decompose, construct hardware model, software model and deployment configuration model that logic means meta-model describes；Visual modeling environment
On the one hand description file and the skeleton code of each logic means software component node are generated from software model, on the other hand from firmly
Part model, software model and deployment configuration model generation hardware description file, software description file and deployment descriptor file, formed
Complex Electronic Systems Based runtime blue print；Finally, it is stored in unified for logic means moving body on file server or is stored respectively in respectively
In the nonvolatile storage of individual hardware node；Goal systems resolves runtime blue print file and logic means is deployed to predetermined function unit
Hardware node on, it is achieved logical resource is to the mapping of actual physical resource.
The present invention has the advantages that compared to prior art.
The present invention is by setting up actual physics platform set, software logic component set and systemic-function set of applications these three
Abstraction set, carries out abstract design to the actual resource in each set, and every layer entity resource is carried out abstract design, collection
Closing the actual resource in layer by high-performance bus bar soft, hard together, the actual resource between set layer and set layer passes through
Mapping relations realize association, set up the open architecture of sophisticated electronic information system, and that supports sophisticated electronic information system can
Growth designs, and solves prior art software and hardware resources and is enclosed in each standalone feature device interior, and resource does not opens, it is impossible to altogether
Enjoy；System do not possess opening, can growth, system is difficult to be modified, the problem being difficult to insert new functional requirement.Logical
The method crossing the open architecture of this Hierarchical abstraction Integrated design sophisticated electronic information system, in that context it may be convenient to utilize visual
The modern computer aided design techniques such as change, automatization, thus significantly promote a new generation's high complexity electronic information design
Efficiency, and have rapidly adapt to demand change ability.
The present invention uses Hierarchical abstraction Integrated design sophisticated electronic information system, between each software component of all application functions
It is interconnected by having " flexible bus " of feature open, expansible.This open software platform has the advantage that
A) present invention uses software logic component set, and software uses Software Component Design, unrelated with particular hardware, therefore can dispose
On the hardware node that goal systems is arbitrarily designated；
B) fault within component-based software of the present invention, upgrade, change etc. is only limitted to software logic component set inside modules, not to mesh
Other parts of mark system impact；
C) present invention uses software bus interconnection to build open software platform, and from software model generation software component node, each is patrolled
Collecting description file and the skeleton code of component, " flexible bus " being directed to can support any number of software component nodes
Amount, therefore, it can insert new expansible software component module easily.The expanded function software component newly increased is not to system
Other software component impact.
The present invention, by carrying out abstract design by visual modeling tool set pair every layer entity resource, builds abstract resource
Model, takes out the logic means meta-model of all kinds of resource and incidence relation, and to sophisticated electronic system in visual modeling environment
System is analyzed, decomposes, and constructs hardware model, software model and deployment configuration model that logic means meta-model describes, adopts
Use visual Graphic Method, show the inside composition of sophisticated electronic information system with intuitive way, it is simple to phase between project team
Understand mutually, link up, coordinate；Easily system model can be modified with the operational approach of a kind of graphic, thus quickly
The change of adaptation top-level demands, support the insertion of New function, overcome height coupling between prior art actual resource, any
The amendment of one parts all may have influence on other actual resource of system, the defect pulled one hair and move the whole body.
The present invention generates description file and the skeleton code of each logic means software component node from software model, not only
Correlative code can be automatically generated, simplify workload, and improve Complex Electronic Systems Based code quality；Another aspect of the present invention
From hardware model, software model and deployment configuration model generation hardware description file, software description file and deployment descriptor file,
Formed Complex Electronic Systems Based runtime blue print, improve Complex Electronic Systems Based integrated, test, verification efficiency.
Invention effect
Accompanying drawing explanation
Fig. 1 is sophisticated electronic information system abstract model schematic diagram of the present invention.
Fig. 2 is the schematic diagram of physical hardware platform of the present invention.
Fig. 3 is open software platform schematic diagram of the present invention.
Fig. 4 is physical module and logic means meta-model schematic diagram.
Fig. 5 is task function layer single task function Visualization Model schematic diagram
Fig. 6 is task function layer multitask function Visualization Model schematic diagram
Fig. 7 is that schematic diagram disposed by blueprint.
Fig. 8 is blueprint process of analysis schematic diagram.
Detailed description of the invention
Refering to Fig. 1.In sophisticated electronic information system abstract model, relate to goal systems and visual modeling tool collection two
Aspect, visual modeling tool collection realizes the abstract of goal systems and description.According to the present invention, in sophisticated electronic information system
In, goal systems is divided into open hardware layer, open type software layer and task function layer.Open hardware layer passes through hardware bus
Interconnection builds open physical hardware platform and constitutes, and open type software layer builds open software platform structure by software bus interconnection
Become.Software model describes the annexation between function thread information, and function thread.Function thread information includes composition
Annexation between logic means and the logic means of this function thread.Deployment configuration model describes the software of function thread
Binding relationship between component and the functional unit of hardware module.Function set of applications layer is that system needs the various functions realized special
Property, these functional characteristics are showed by several application function threads, there is incidence relation between application function thread, each
Implementing of application function thread has been combined by some logic means, there is incidence relation between logic means.In set layer
Actual resource by bus bar soft, hard together, set layer and set layer between actual resource realized by mapping relations
Association.Then carrying out abstract design by visual modeling tool set pair every layer entity resource and system blueprint is disposed, structure is taken out
As resource model, take out the logic means meta-model of all kinds of resource and incidence relation, and to complexity in visual modeling environment
Electronic system is analyzed, decomposes, and constructs hardware model, software model and deployment configuration mould that logic means meta-model describes
Type.Hardware model describes various types of hardware module information, and the annexation between hardware module；Hardware module information includes
Forming the annexation between functional unit and the functional unit of this hardware module, hardware module includes all kinds of processing module,
Control module and expansion module.Physical hardware platform is with open version, by having " alteration switch " feature
Each hardware module is interconnected by high-performance " hard bus ".On the one hand visual modeling environment generates each from software model and patrols
Collect description file and the skeleton code of component, on the other hand retouch from hardware model, software model and deployment configuration model generation hardware
State file, software description file and deployment descriptor file, form Complex Electronic Systems Based runtime blue print；Finally, logic means is transported
The row decorum one is stored on file server or is stored respectively in the nonvolatile storage of each hardware node；Goal systems resolves
Runtime blue print file, is deployed to logic means on the hardware node of predetermined function unit, it is achieved logical resource to actual physical provides
The mapping in source.
Refering to Fig. 2.Build open physical hardware platform, system physical hardware module is used General design, generalization
Design is to realize resources open, the basis of software reconfiguration.By having feature open, expansible between each hardware module
" hard bus " interconnects, and the basic feature of this hard bus is high performance " switch exchange " network.On implementing, can
To use such as the RapidIO switch exchange network of industrial quarters.In physical hardware platform, actual physics platform set by all kinds of firmly
Part module forms, and hardware module comprises one or more functional unit, between hardware module, there is association and close between functional unit
System, logic means is disposed and is operated on the functional unit of hardware module.Physical hardware platform, with open version, passes through
Each hardware module is interconnected by the high-performance " hard bus " with " alteration switch " feature.Between each hardware module mainly
It is interconnected by by the hard bus of Switch Fabric.It is total that the hard bus of Switch Fabric generally uses RapidIO etc. to exchange at a high speed
Line, to support any interconnection between numerous hardware module, and supports to insert expansible module.Above-mentioned physical hardware module conduct
The node of " alteration switch " network, its internal fault, upgrade, change etc. is only limitted to inside modules, not to other portion of system
Part impacts." alteration switch " network can support any number of number of nodes, in that context it may be convenient to inserts new expansible
Module, other module of system is not impacted by the expansion module newly increased.
Refering to Fig. 3.Build open software platform, sophisticated electronic information system application functional software is used Software Component Design.
So-called Software Component design, refers to software function and external interface relation are encapsulated in component inside, and component external interface is
" empty " passage, unrelated with concrete physical location.Open software platform carries out interconnecting all kinds of software function structure by flexible bus
Part builds, and all kinds of software function components include software function component 1, software function component 2, software function component 3 ... software
Building blocks of function n and extendable functions component.Open type software layer in open software platform correspondence goal systems, software component
Including types of functionality component and expanded function component, flexible bus generally uses the middlewares such as CORBA, on the one hand realizes software structure
Part and the isolation of particular hardware, on the other hand realize the information between software component mutual, and support the dynamic expansion of software component.
Refering to Fig. 4.Physical module logic means meta-model is the minimum abstraction unit of physical platform set, all physical modules
Being made up of process resource and attribute inside logic means meta-model, outside is made up of physical port；Logic means meta-model is software
The minimum abstraction unit of logic means set, is made up of attribute inside all logic construction logic component meta-models, outside by empty end
Mouth composition.
Refering to Fig. 5.How many one actual sophisticated electronic information systeies is divided into two kinds according to the function realized, and one is single
Business system, one is multitask system.In single task system, only existing a functional task, this task function is soft by 3 kinds
Part logic means combines, and is " DBF component ", " closing road component " and " image forming " respectively, and every kind of component completes certainly
The function of body.Constitute this single task and need 3 " DBF component ", 1 " closing road component " and 2 " image forming ", lead to
Cross component assembling controller and complete the assembling of these 6 components, and then realize this single task of system.DBF component, conjunction road structure
Part and image forming assemble controller by controlling port connecting elements, and 3 DBF components are connected respectively by respective empty port
Engage the empty port 1 on the component of road, empty port 2 and empty port 2, close the empty port 3 on the component outfan of road, empty port 4
Connect 2 image forming void ports 1, empty port 2 respectively.
Refering to Fig. 6.How many one actual sophisticated electronic information systeies is divided into two kinds according to the function realized, and one is single
Business system, one is multitask system.In multitask system, there is single functional task of 2 or more than 2, Duo Gedan
Function is through combination completion system mission requirements.The multitask function model of the present embodiment is made up of 2 single functional tasks, wherein,
Software logic structure: DBF component, conjunction road component and image forming assemble controller 1 by component respectively and assemble control with component
Device 2 assembles.
Refering to Fig. 7.The deployment of system blueprint is the detailed description of the invention of " system runtime blue print ".System blueprint is disposed and is included joining
Put deployment and function distributing, especially by configuration Deployment view and function distributing view realization.Configuration view describes hardware platform
Resource information and function information, hardware asset information includes each process resource of each hardware module and hardware module；Function
Information includes each building blocks of function of composition function.The deployment relation of function distributing view description functional unit and hardware resource.
The configuration of the present embodiment is disposed and is comprised hardware platform resource and Demo function, wherein: (1) hardware platform resource is by signal processing
Module 1, signal processing module 2, signal processing module 3, data processing module 1, data processing module 2 and interface module 1
Composition；Signal processing module 3 is made up of, at data signal handling equipment 1, signal handling equipment 2, signal handling equipment 3
Reason module 1 is made up of data handling equipment 1, data handling equipment 2.(2) Demo function is by component A, component B, structure
Part C forms.Function distributing view description component A is deployed on the signal handling equipment 2 of signal processing module 3, component B
Being deployed in the data handling equipment 1 of data processing module 1, component C is deployed on the interface equipment 1 of interface module 1.
Refering to Fig. 8.Blueprint resolving includes resolving hardware resource blueprint, analytical capabilities blueprint, analytical capabilities deployment blueprint
Three steps.In resolving hardware resource blueprint step, first obtain hardware module resource, then acquisition module device resource；
In analytical capabilities blueprint step, first obtaining logic means, the logic then obtained between logic means connects；Resolving merit
Can dispose in blueprint step, by obtaining the method realization of logic means and device map relation.
Claims (10)
1. the abstract integral design method of a Complex Electronic Systems Based, it is characterised in that comprise the steps, in sophisticated electronic information system
In system, goal systems is divided into open hardware layer, open type software layer and task function layer, by hardware bus and/or soft
Part bus bar builds open physical hardware platform and open software platform, sets up actual physics platform set layer, software is patrolled
Collect component set layer and systemic-function set of applications layer these three Hierarchical abstraction set；Actual resource in set layer is by soft, hard
Together, the actual resource between set layer with set layer realizes associating bus bar by mapping relations, sets up sophisticated electronic letter
The open architecture of breath system；Then carry out abstract design by visual modeling tool set pair every layer entity resource and be
System blueprint is disposed, and builds abstract resource model, takes out the logic means meta-model of all kinds of resource and incidence relation, and visually
Change in modeling environment and Complex Electronic Systems Based is analyzed, decomposes, construct hardware model that logic means meta-model describes, soft
Part model and deployment configuration model；On the one hand visual modeling environment generates each logic structure software component node from software model
The description file of part and skeleton code, on the other hand from hardware model, software model and deployment configuration model generation hardware description literary composition
Part, software description file and deployment descriptor file, form Complex Electronic Systems Based runtime blue print；Finally, by logic means moving body
In the unified nonvolatile storage being stored on file server or being stored respectively in each hardware node；Goal systems resolves to be run
Logic means is deployed on the hardware node of predetermined function unit by blueprint file, it is achieved logical resource reflects to actual physical resource
Penetrate.
2. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: sophisticated electronic information system
System abstract model relates to goal systems and visual modeling tool collection.
3. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: software model describes
Annexation between function thread information, and function thread, function thread information includes the logic structure forming this function thread
Annexation between part and logic means, deployment configuration model describes the software component of function thread and the merit of hardware module
Binding relationship between energy unit.
4. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: function set of applications layer
Being the various functional characteristics of system needs realization, these functional characteristics are showed by several application function threads, application function
There is incidence relation between thread, implementing of each application function thread has been combined by some logic means, logic means
Between there is incidence relation.
5. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: at physical hardware platform
In, actual physics platform set is made up of various types of hardware module, and hardware module comprises one or more functional unit, hardware module
Between, there is incidence relation between functional unit, logic means is disposed and is operated on the functional unit of hardware module；Physical hardware
Platform with
Open version, is interconnected in one by the high-performance " hard bus " with " alteration switch " feature by each hardware module
Rise.
6. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: hardware model describes
Various types of hardware module information, and the annexation between hardware module；Hardware module information includes the merit forming this hardware module
Annexation between energy unit and functional unit, hardware module includes all kinds of processing module, control module and expanded mode
Block.
7. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: open software platform
Open type software layer in corresponding goal systems, software component includes types of functionality component and expanded function component, and flexible bus uses
CORBA middleware, it is achieved software component and the isolation of particular hardware, on the other hand realizes the information between software component mutual,
And support the dynamic expansion of software component.
8. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: logic means meta-model
It is the minimum abstraction unit of physical platform set, is made up of process resource and attribute inside all physics module logic component meta-models,
Outside is made up of physical port；Logic means meta-model is the minimum abstraction unit of software logic component set, and all logics build
Being made up of attribute inside logic means meta-model, outside is made up of empty port.
9. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: sophisticated electronic information system
Uniting according to how many functions realized is divided into two kinds, one is single task system, and one is multitask system；In single task system,
Only existing a functional task, this task function is formed by 3 kinds of software logic Component compositions, be respectively " DBF component ",
" closing road component " and " image forming ", every kind of component completes the function of self.
10. the abstract integral design method of Complex Electronic Systems Based as claimed in claim 1, it is characterised in that: bag disposed by system blueprint
Include configuration to dispose and function distributing, especially by configuration Deployment view and function distributing view realization；Configuration view describes hardware
Platform resource information and function information, hardware asset information includes each process resource of each hardware module and hardware module；
Function information includes each building blocks of function of composition function.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610173036.9A CN105844020A (en) | 2016-03-23 | 2016-03-23 | Abstract integration design method of complex electronic system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610173036.9A CN105844020A (en) | 2016-03-23 | 2016-03-23 | Abstract integration design method of complex electronic system |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN105844020A true CN105844020A (en) | 2016-08-10 |
Family
ID=56583520
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610173036.9A Pending CN105844020A (en) | 2016-03-23 | 2016-03-23 | Abstract integration design method of complex electronic system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105844020A (en) |
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106777450A (en) * | 2016-11-04 | 2017-05-31 | 中软信息系统工程有限公司 | A kind of model for supporting built-up pattern is described and generation method |
| CN108460199A (en) * | 2018-02-11 | 2018-08-28 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | CNI modelings |
| CN110430591A (en) * | 2019-08-30 | 2019-11-08 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Base band resource pool intelligent deployment and reconstructing method |
| CN110609707A (en) * | 2018-06-14 | 2019-12-24 | 北京嘀嘀无限科技发展有限公司 | Online data processing system generation method, device and equipment |
| CN111474897A (en) * | 2020-04-07 | 2020-07-31 | 中科新松有限公司 | Robot programming method based on assembly and computer readable storage medium |
| CN112015538A (en) * | 2020-09-08 | 2020-12-01 | 天津藏金时代科技发展有限公司 | Audio and video system based on software definition and working method thereof |
| CN112069601A (en) * | 2020-09-07 | 2020-12-11 | 电子科技大学 | Domain-based multi-level motorized chassis optimization design method |
| CN113448314A (en) * | 2021-06-28 | 2021-09-28 | 重庆长安汽车股份有限公司 | Hardware resource-based whole vehicle function service abstraction system and method |
| CN116300587A (en) * | 2023-02-20 | 2023-06-23 | 广东金朋科技有限公司 | Hardware modularization processing method and device, electronic equipment and storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102968649A (en) * | 2011-09-02 | 2013-03-13 | 钱国明 | Radio frequency identification system based on open type software radio platform |
| US20130241025A1 (en) * | 2012-03-19 | 2013-09-19 | Stmicroelectronics S.R.I. | Electronic system having increased coupling by using horizontal and vertical communication channels |
| CN103995913A (en) * | 2014-03-18 | 2014-08-20 | 中国电子科技集团公司第十研究所 | Open hierarchical design method for complex electronic system |
-
2016
- 2016-03-23 CN CN201610173036.9A patent/CN105844020A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102968649A (en) * | 2011-09-02 | 2013-03-13 | 钱国明 | Radio frequency identification system based on open type software radio platform |
| US20130241025A1 (en) * | 2012-03-19 | 2013-09-19 | Stmicroelectronics S.R.I. | Electronic system having increased coupling by using horizontal and vertical communication channels |
| CN103995913A (en) * | 2014-03-18 | 2014-08-20 | 中国电子科技集团公司第十研究所 | Open hierarchical design method for complex electronic system |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106777450A (en) * | 2016-11-04 | 2017-05-31 | 中软信息系统工程有限公司 | A kind of model for supporting built-up pattern is described and generation method |
| CN108460199A (en) * | 2018-02-11 | 2018-08-28 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | CNI modelings |
| CN110609707A (en) * | 2018-06-14 | 2019-12-24 | 北京嘀嘀无限科技发展有限公司 | Online data processing system generation method, device and equipment |
| CN110609707B (en) * | 2018-06-14 | 2021-11-02 | 北京嘀嘀无限科技发展有限公司 | Online data processing system generation method, device and equipment |
| CN110430591A (en) * | 2019-08-30 | 2019-11-08 | 西南电子技术研究所（中国电子科技集团公司第十研究所） | Base band resource pool intelligent deployment and reconstructing method |
| CN111474897A (en) * | 2020-04-07 | 2020-07-31 | 中科新松有限公司 | Robot programming method based on assembly and computer readable storage medium |
| CN112069601A (en) * | 2020-09-07 | 2020-12-11 | 电子科技大学 | Domain-based multi-level motorized chassis optimization design method |
| CN112069601B (en) * | 2020-09-07 | 2022-11-22 | 电子科技大学 | Domain-based multi-level motorized chassis optimization design method |
| CN112015538A (en) * | 2020-09-08 | 2020-12-01 | 天津藏金时代科技发展有限公司 | Audio and video system based on software definition and working method thereof |
| CN113448314A (en) * | 2021-06-28 | 2021-09-28 | 重庆长安汽车股份有限公司 | Hardware resource-based whole vehicle function service abstraction system and method |
| CN116300587A (en) * | 2023-02-20 | 2023-06-23 | 广东金朋科技有限公司 | Hardware modularization processing method and device, electronic equipment and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105844020A (en) | Abstract integration design method of complex electronic system | |
| US8775986B1 (en) | Software debugging of synthesized hardware | |
| US7017140B2 (en) | Common components in interface framework for developing field programmable based applications independent of target circuit board | |
| JP4528728B2 (en) | Digital circuit automatic design apparatus, automatic design method, and automatic design program | |
| CN101894029A (en) | Method and device for upgrading complex programmable logic device on line | |
| CN114115857A (en) | Method and system for constructing automatic production line of machine learning model | |
| US20200228121A1 (en) | Method and apparatus for implementing configurable streaming networks | |
| Bhave et al. | Multi-domain modeling of cyber-physical systems using architectural views | |
| CN102103504A (en) | Reflection-type modeling tool and reconstruction method thereof | |
| EP4158490A1 (en) | Anti-congestion flow control for reconfigurable processors | |
| TWI299941B (en) | ||
| Halle et al. | Model-based transition of IMA architecture into configuration data | |
| Handley et al. | Maintaining the consistency of sysml model exports to XML metadata interchange (XMI) | |
| WO2018080735A2 (en) | Method, apparatus and system for automatically performing end-to-end channel mapping for an interconnect | |
| Palumbo et al. | The multi-dataflow composer tool: A runtime reconfigurable hdl platform composer | |
| Brugali et al. | Trends in component-based robotics | |
| US20020183997A1 (en) | Apparatus and method for specifying the configuration of mixed-language simulation models | |
| Quadri | MARTE based model driven design methodology for targeting dynamically reconfigurable FPGA based SoCs | |
| US20110246158A1 (en) | Method for simulating a complex system with construction of at least one model including at least one modelled router, corresponding computer software package and storage means | |
| Fernando et al. | Mampsx: A design framework for rapid synthesis of predictable heterogeneous mpsocs | |
| Bhave | Multi-view consistency in architectures for cyber-physical systems | |
| Zhang et al. | Runtime adaptability of a concurrent function block model fora real-time holonic controller | |
| CN106293643A (en) | The flowing water type product manufacturing equipment software and hardware integration modeling method of model configuration | |
| Bobda et al. | Partial Configuration Design and Implementation Challenges on Xilinx Virtex FPGAs. | |
| Mellor et al. | Executable and translatable UML |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160810 |
|
| WD01 | Invention patent application deemed withdrawn after publication |