CN105843993B - IP generation method and tool - Google Patents
IP generation method and tool Download PDFInfo
- Publication number
- CN105843993B CN105843993B CN201610153446.7A CN201610153446A CN105843993B CN 105843993 B CN105843993 B CN 105843993B CN 201610153446 A CN201610153446 A CN 201610153446A CN 105843993 B CN105843993 B CN 105843993B
- Authority
- CN
- China
- Prior art keywords
- file
- description
- data structure
- configuration parameter
- description file
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 40
- 230000008569 process Effects 0.000 claims description 12
- 230000014509 gene expression Effects 0.000 claims description 9
- 230000003542 behavioural effect Effects 0.000 claims description 6
- 230000006870 function Effects 0.000 claims description 6
- 238000013461 design Methods 0.000 description 11
- 230000003068 static effect Effects 0.000 description 8
- 238000012986 modification Methods 0.000 description 5
- 230000004048 modification Effects 0.000 description 5
- 238000013459 approach Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000002360 preparation method Methods 0.000 description 2
- 230000004075 alteration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000018109 developmental process Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000004088 simulation Methods 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000003786 synthesis reaction Methods 0.000 description 1
- 230000033772 system development Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/34—Circuit design for reconfigurable circuits, e.g. field programmable gate arrays [FPGA] or programmable logic devices [PLD]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Stored Programmes (AREA)
Abstract
The invention discloses an IP generating method and a tool, the method firstly analyzes an IP structure description file, then analyzes a user configuration parameter file, configures a target IP according to the user configuration parameter file, and finally generates and outputs an IP description file of the target IP. The invention provides a flexible IP automatic generation framework and platform, an IP developer can develop an IP model according to the existing framework and protocol, and the IP model is seamlessly embedded into an IP-Builder and used by a system designer and a circuit developer, so that the method is fast and convenient.
Description
Technical Field
The present application relates to the field of integrated circuit design and electronic design automation in the field of microelectronics, and more particularly, to an IP generation method and tool.
Background
Since the complexity of chip design and product time to market are critical to ensuring success rates in the end market, designers are constantly seeking ways to shorten the design cycle and more efficient design approaches. Meanwhile, with the move to the system-on-chip era, it is becoming increasingly important to utilize IP cores and programmable logic for design multiplexing.
On-chip system development based on an FPGA (Field Programmable Gate Array) has become a hot spot of the current FPGA application. However, the FPGA-based system-on-chip has high knowledge requirements on users, a complex use process and little reference data, and becomes a bottleneck of application of developers at present. Therefore, the existing solution is to improve the development and application of FPGAs by using highly parameterized IP.
But no disclosure is published for the technical implementation of the IP auto-generation tool at present.
Disclosure of Invention
The invention provides an IP generation method and an IP generation tool, which aim to solve the problem that the prior art is not publicly published aiming at the technical realization of an IP automatic generation tool.
In order to solve the above technical problem, the present invention provides an IP generation method, which is applied to an IP generation tool, and the method includes: analyzing an IP structure description file, wherein the IP structure description file is described by adopting an IP description standard (IP-XACT); analyzing a user configuration parameter file, and configuring a destination IP according to the user configuration parameter file; and generating and outputting an IP description file of the destination IP.
Preferably, the analyzing the IP structure description file specifically includes: and analyzing the IP structure description file, and establishing a first data structure (IP-XACTcomp), wherein the first data structure corresponds to the IP description standard.
Preferably, the analyzing the user configuration parameter file and configuring the IP according to the user configuration parameter file includes: analyzing a user configuration parameter file to obtain a configuration parameter value; correspondingly embedding the configuration parameter values into the first data structure to obtain a second data structure, wherein the second data structure is a data structure containing the configuration parameter values.
Preferably, when the user configuration parameter file contains a parameter of an expression, the analyzing the user configuration parameter file to obtain a configuration parameter value specifically includes: and analyzing and calculating the value of the configured parameter through a lex & yacc analyzer to obtain the configured parameter value.
Preferably, the generating and outputting the IP description file of the destination IP specifically includes: generating the IP description file by adopting a static generation mode; and generating the IP description file in a dynamic generation mode.
Preferably, the generating the IP description file by using a static generation manner specifically includes: and based on the IP kernel description file described by the VHDL, according to the second data structure, concretizing the IP kernel description and the interface of the IP, and generating the IP description file.
Preferably, the generating the IP description file by using a dynamic generation manner specifically includes: and based on the IP kernel description file described by the script language, according to the second data structure, concretizing the IP kernel description and the interface of the IP, and generating the IP description file.
Preferably, the IP description file includes a behavioral level IP description file or a structural level IP description file.
The invention provides an IP generation tool, which comprises a first analysis unit, a second analysis unit and a third analysis unit, wherein the first analysis unit is used for analyzing an IP structure description file, and the IP structure description file is described by adopting an IP description standard (IP-XACT); the second analysis unit is used for analyzing the user configuration parameter file and configuring a destination IP according to the user configuration parameter file; and the output unit is used for generating and outputting the IP description file of the destination IP.
Preferably, the IP generation tool further comprises: and the receiving unit is used for receiving the instruction of the user and acquiring the basic parameters related to the IP generation tool.
Through one or more technical schemes of the invention, the invention has the following beneficial effects or advantages:
the invention provides an IP generating method and a tool, the method firstly analyzes an IP structure description file, then analyzes a user configuration parameter file, configures a target IP according to the user configuration parameter file, and finally generates and outputs an IP description file of the target IP. The invention provides a flexible IP automatic generation framework and platform, an IP developer can develop an IP model according to the existing framework and protocol, and the IP model is seamlessly embedded into an IP-Builder and used by a system designer and a circuit developer, so that the method is fast and convenient.
Drawings
FIG. 1 is a diagram of a design concept of an IP generation method according to an embodiment of the present invention;
FIG. 2 is a flow chart of a method for generating IP according to an embodiment of the present invention;
FIG. 3 is a diagram of an output implementation of an embodiment of the present invention;
fig. 4 is a schematic diagram of an IP generation tool according to an embodiment of the present invention.
Detailed Description
In order to make the present application more clearly understood by those skilled in the art to which the present application pertains, the following detailed description of the present application is made with reference to the accompanying drawings by way of specific embodiments.
The first embodiment is as follows:
in an embodiment of the present invention, an IP (Intellectual Property) generation method is provided, where an IP (Intellectual Property) related to the embodiment of the present invention refers to some designed modules, that is, the following modules are provided: logic or data blocks for a product Application Specific Integrated Circuit (ASIC) or an editable logic device (FPGA), which may be divided into software modules and hardware modules. The IP generation method designed by the present invention is designed for these modules. Please refer to fig. 1, which is a main design idea of the present invention. After the IP structure description file is obtained, the IP structure description file is parsed, and the IP structure description file is mainly described by using an IP description standard (IP-XACT). The destination IP is then configured and used with an IP configuration file, a first data structure (IP-XACTcomp). Finally, the IP is output, and an IP kernel description file is used. During output, the user can output files in the forms of Veirlog Hdl, IP instantiation, VHDL and EDIF by setting options, and can specify a parameter of-res for setting the storage position of an IP output result.
The above is the main design idea of the present invention, and the following is to look at the specific implementation steps.
Referring to fig. 2, a flowchart of an IP generation method provided in the present invention is shown.
And S1, analyzing the IP structure description file.
In general, the IP structure description file is described using the IP description standard (IP-XACT), which facilitates seamless embedding of IP provided by third-party IP providers. Xml, which contains various information related to IP, such as: IP Interface, Model, Parameter, fileset, etc.
The C + +/C parser of the XML file comprises LibXml, XMLBooster, squarhXML, tinyXML and the like, wherein the use method of the tinyXML is simpler, the tinyXML is an open-source parsing XML parsing library which is used for C + +, and supports Windows and Linux, and therefore the tinyXML parser is used for parsing the IP structure description file. After the IP structure description file is analyzed, a first data structure (IP-XACTcomp) is also established, and the first data structure (IP-XACTcomp) is established corresponding to the IP description standard.
The relationship of the first data structure composition is as follows.
The top-level data structure of the first data structure is defined as IP-XACTcomp. The IP-XACTcomp corresponds to IP-XACT and includes a library, version, name, interface, configuration parameters, implementation mode, associated file relationships, supported devices, etc. for IP. In addition, the first data structure contains file attributes besides the description of the IP structure, and these files are used to describe the file composition, file type, file function, and how the file is used in the IP generation process.
Furthermore, the first data structure may be further divided into two layers of data structures, namely a configured layer and a configurable layer. The library, the version, the name and the interface belong to a configured layer, and the configuration parameters and the implementation mode belong to a configurable layer.
S2, analyzing the user configuration parameter file, and configuring the destination IP according to the user configuration parameter file.
Specifically, the user configuration parameter file is a file for describing configurable parameter values of the IP, and is mainly used for configuring a configurable IP.
In a specific process of configuring an IP, first, a user configuration parameter file needs to be parsed to obtain a configuration parameter value.
If the user configuration parameter file contains the expression, a lex & yacc analyzer is needed to analyze and calculate the value of the configured parameter, and the configured parameter value is obtained.
Such as the expression "model _ value.c _ port _ WIDTH & apos", which includes various arithmetic operations, boolean operations, comparison operations, and the like. Therefore, the embodiment adopts lex & yacc to analyze the expressions and obtain the configuration parameter values corresponding to the expressions. The following code is taken as an example.
Second, after obtaining the configuration parameter values, the IP-XACTcomp is changed to a data structure containing the configuration parameter values (i.e., a second data structure, which is the data structure containing the configuration parameter values) as required by the configuration. Specifically, the configuration parameter values are correspondingly embedded into the first data structure according to requirements, so as to configure and obtain a second data structure, and the second data structure is the data structure of the destination IP.
After the second data structure is obtained, the following steps are performed.
And S3, generating and outputting an IP description file of the destination IP.
In the implementation process of the present invention, the IP description file of the destination IP can be generated in two ways: a static generation mode and a dynamic generation mode.
These two modes are described separately below.
The static generation mode is to call an IP kernel Description file described by VHDL (hardware Description Language), and materialize the IP kernel Description and an IP interface according to configured IP data structures generated in S1 and S2, thereby generating an IP Description file. Specifically, the IP working mode and the interface structure to be implemented are already specified in the second data structure, so in the dynamic generation process, the interface is generated and output according to the characteristics (interface width and interface composition) of the interface in the second data structure; and calling the IP kernel description file according to the IP working mode described in the second data structure, and outputting the IP kernel description file.
The dynamic generation mode is to call the IP kernel description file described by the script language, and materialize the IP kernel description and the interface of the IP according to the configured IP data structure (i.e. the second data structure) generated by S1 and S2, so as to generate the IP description file. Specifically, the IP implementation and interface structure to be implemented are already specified in the second data structure, so in the dynamic generation process, according to the characteristics (interface width and interface composition) of the interface in the second data structure, the interface is generated and output; in accordance with the IP implementation described in the second data structure, for example, where the multiplier implementation is a behavioral-level synchronous multiplier, the kernel of the behavioral-level multiplier may be generated and output.
Preferably, the IP description file contains a structure level IP description file or a behavior level IP description file. The behavioral level IP description file refers to a circuit expression mode similar to C language, and the structural level IP description file is a circuit mode oriented to a certain FPGA device and described by using a unit structure in the device.
The IP description file may also be encrypted.
Preferably, on the basis of the IP generation, the IP generation tool of this embodiment may further receive an instruction from a user to obtain related information about the IP generation tool, where the related information includes: all the IPs supported by the IP tool related to the embodiment of the application; the IP tool supports all IP use authorities; the embodiment of the application relates to a device supported by each IP supported by an IP tool.
The following is a general description of the generation of an IP description file in the 'Verilog HDL' format. Verilog HDL is currently the most widely used hardware description language. The Verilog HDL can be used for various levels of logic design, and can also be used for logic synthesis, simulation verification, timing analysis and the like of a digital system.
Preparing in advance: receiving user-defined output commands IP. Of course, the invention is illustrated herein using Veirlog HDL, and is not limited to Veirlog HDL. In practical application, files such as IP instantiation, VHDL, EDIF forms and the like can be selected and output through setting options.
Referring now to FIG. 3, a specific implementation is shown.
And step S3.1, starting to output a Verilog HDL command.
And S3.2, establishing a mapping table-paramMap of the names and the parameter values of all the IP configuration parameters based on the first data structure.
And S3.3, outputting top-level information of the IP, wherein the top-level information comprises the name of the generated IP, the port of the IP, the direction, the bit width, the attribute and the like of the port.
And S3.4, outputting the IP kernel.
The output IP core proposed herein is divided into two implementations, namely a static approach and a dynamic approach, wherein the dynamic approach is preferred.
The static mode is realized as follows:
early preparation: an IP source description file (e.g., Verilog HDL) is prepared.
According to the IP kernel implementation mode configured by a user, an instantiation of an IP source description file is generated, the instantiation comprises the configuration value of a parameter, the interface of the IP kernel implementation and other information, and the instantiation structure description is embedded into the IP description file. And finally copying the IP source description file to the position under the path generated by the IP.
The implementation process of the dynamic mode is as follows:
early preparation: the script files (e.g., Tcl, perl, etc.) generated by the IP kernel are ready.
And dynamically generating an IP kernel description file-core.v according to the IP kernel implementation mode and the IP attribute configured by the user, then embedding the core.v into bigmult.v, and deleting the core.v.
And S3.5, outputting the instantiation description file of the IP.
The instantiation description file of the IP is output, so that a system design user can directly embed the instantiation netlist into the system description, and the generation process mainly determines two types of information:
IP port: including the port name and port bit width.
An IP attribute parameter.
The above is an introduction of the IP generation method provided in this embodiment, and based on the same inventive concept, the following embodiment also introduces an IP generation tool.
Example two:
the IP generation tool of the embodiment is named IP-Builder.
Referring to fig. 4, an IP generation tool according to an embodiment of the present application specifically includes:
the first parsing list 401 is configured to parse an IP structure description file, where the IP structure description file is described by using an IP description standard (IP-XACT).
In general, the IP structure description file is described using the IP description standard (IP-XACT), which facilitates seamless embedding of IP provided by third-party IP providers. Xml, which contains various information related to IP, such as: IP Interface, Model, Parameter, fileset, etc.
The C + +/C parser of the XML file comprises LibXml, XMLBooster, squashXML, tinyXML and the like, wherein the use method of the tinyXML is simple, the tinyXML is an open source parsing XML parsing library which is used for C + +, and supports Windows and Linux. After the IP structure description file is analyzed, a first data structure (IP-XACTcomp) is also established, and the first data structure (IP-XACTcomp) is established corresponding to the IP description standard.
A second parsing unit 402, configured to parse the user configuration parameter file, and configure a destination IP according to the user configuration parameter file.
Specifically, the user configuration parameter file is a file for describing configurable parameter values of the IP, and is mainly used for configuring a configurable IP.
In a specific process of configuring an IP, first, a user configuration parameter file needs to be parsed to obtain a configuration parameter value.
If the user configuration parameter file contains the expression, a lex & yacc analyzer is needed to analyze and calculate the value of the configured parameter, and the configured parameter value is obtained.
Second, after obtaining the configuration parameter values, the IP-XACTcomp is changed to a data structure containing the configuration parameter values (i.e., a second data structure, which is the data structure containing the configuration parameter values) as required by the configuration. Specifically, the configuration parameter values are correspondingly embedded into the first data structure according to requirements, so as to configure and obtain a second data structure, and the second data structure is the data structure of the destination IP.
An output unit 403, configured to generate and output an IP description file of the destination IP.
In the implementation process of the present invention, the IP description file of the destination IP can be generated in two ways: a static generation mode and a dynamic generation mode.
These two modes are described separately below.
The static generation mode is to call an IP kernel Description file described by VHDL (hardware Description Language), and materialize the IP kernel Description and an IP interface according to configured IP data structures generated in S1 and S2, thereby generating an IP Description file.
The dynamic generation mode is to call the IP kernel description file described by the script language, and materialize the IP kernel description and the interface of the IP according to the configured IP data structure (i.e. the second data structure) generated by S1 and S2, so as to generate the IP description file.
Preferably, the IP description file contains a structure level IP description file or a behavior level IP description file. The behavioral level IP description file refers to a circuit expression mode similar to C language, and the structural level IP description file is a circuit mode oriented to a certain FPGA device and described by using a unit structure in the device.
The IP description file may also be encrypted.
In addition, the IP generation tool according to the embodiment of the present application further provides a search function, that is: the IP generation tool further comprises: a receiving unit, capable of receiving a user's instruction, and acquiring the basic parameters related to the IP generation tool, for example: the information about the IP class supported by the tool, the status of the IP, and all devices supporting the IP, etc. is obtained.
The IP generation tool of the present application defines ip.query command implementation information, that is:
ip.query<-all><IP name><-license><-family><-status>
ip.query<IP name><-license><-family><-status>
(listing information such as the usage authority of a certain IP, supported devices, and the usage state of the IP for a certain supported device.)
The IP-all is all the IP and all the information of the IP of the train, such as license, famlily, status and the like.
Through one or more embodiments of the present invention, the present invention has the following advantageous effects or advantages:
the invention provides an IP generating method and a tool, the method firstly analyzes an IP structure description file, then analyzes a user configuration parameter file, configures a target IP according to the user configuration parameter file, and finally generates and outputs an IP description file of the target IP. The invention provides a flexible IP automatic generation framework and platform, an IP developer can develop an IP model according to the existing framework and protocol, and the IP model is seamlessly embedded into an IP-Builder and used by a system designer and a circuit developer, so that the method is fast and convenient.
While the preferred embodiments of the present application have been described, additional variations and modifications in those embodiments may occur to those skilled in the art once they learn of the basic inventive concepts. Therefore, it is intended that the appended claims be interpreted as including preferred embodiments and all alterations and modifications as fall within the scope of the application.
It will be apparent to those skilled in the art that various changes and modifications may be made in the present application without departing from the spirit and scope of the application. Thus, if such modifications and variations of the present application fall within the scope of the claims of the present application and their equivalents, the present application is intended to include such modifications and variations as well.
Claims (5)
1. An IP generation method applied to an IP generation tool, the method comprising:
analyzing an IP structure description file, wherein the IP structure description file is described by adopting an IP description standard (IP-XACT); establishing a first data structure (IP-XACTcomp), wherein the first data structure corresponds to the IP description standard, the first data structure comprises a description of an IP structure and also comprises file attributes for explaining file composition, file type, file function and file use information in the IP generation process, wherein the file composition, the file type, the file function and the file use information are related to IP generation, the first data structure is divided into two layers of data structures, the two layers of data structures comprise a configured layer and a configurable layer, libraries, versions, names and interfaces belong to the configured layer, and configuration parameters and implementation modes belong to the configurable layer;
analyzing a user configuration parameter file, and configuring a destination IP according to the user configuration parameter file, wherein the method comprises the following steps: analyzing a user configuration parameter file to obtain a configuration parameter value; correspondingly embedding the configuration parameter values into the first data structure to obtain a second data structure, wherein the second data structure is a data structure containing the configuration parameter values;
and generating and outputting the IP description file of the target IP by adopting a dynamic generation mode, wherein the IP description file comprises an IP kernel description file based on the description by adopting a script language, and the IP description file is generated by embodying the IP kernel description and an IP interface according to the second data structure.
2. The method according to claim 1, wherein when the user configuration parameter file contains parameters of an expression, the parsing the user configuration parameter file to obtain configuration parameter values specifically comprises:
and analyzing and calculating the value of the configured parameter through a lex & yacc analyzer to obtain the configured parameter value.
3. The method of claim 1, wherein the IP description file comprises a behavioral level IP description file or a structural level IP description file.
4. An IP generation tool comprising
The device comprises a first analysis unit, a second analysis unit and a third analysis unit, wherein the first analysis unit is used for analyzing an IP structure description file, and the IP structure description file is described by adopting an IP-XACT (IP-XACT); establishing a first data structure (IP-XACTcomp), wherein the first data structure corresponds to the IP description standard, the first data structure comprises a description of an IP structure and also comprises file attributes for explaining file composition, file type, file function and file use information in the IP generation process, wherein the file composition, the file type, the file function and the file use information are related to IP generation, the first data structure is divided into two layers of data structures, the two layers of data structures comprise a configured layer and a configurable layer, libraries, versions, names and interfaces belong to the configured layer, and configuration parameters and implementation modes belong to the configurable layer;
the second parsing unit is configured to parse the user configuration parameter file and configure a destination IP according to the user configuration parameter file, and includes: analyzing a user configuration parameter file to obtain a configuration parameter value; correspondingly embedding the configuration parameter values into the first data structure to obtain a second data structure, wherein the second data structure is a data structure containing the configuration parameter values;
and the output unit is used for generating and outputting the IP description file of the target IP by adopting a dynamic generation mode, and comprises an IP kernel description file based on the description by adopting the script language, and an IP kernel description and IP interface are embodied according to the second data structure to generate the IP description file.
5. The IP generation tool of claim 4, wherein the IP generation tool further comprises:
and the receiving unit is used for receiving instructions of a user and acquiring basic parameters related to the IP generation tool.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610153446.7A CN105843993B (en) | 2016-03-17 | 2016-03-17 | IP generation method and tool |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610153446.7A CN105843993B (en) | 2016-03-17 | 2016-03-17 | IP generation method and tool |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105843993A CN105843993A (en) | 2016-08-10 |
| CN105843993B true CN105843993B (en) | 2020-10-20 |
Family
ID=56587161
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610153446.7A Active CN105843993B (en) | 2016-03-17 | 2016-03-17 | IP generation method and tool |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105843993B (en) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106874587B (en) * | 2017-02-08 | 2019-12-10 | 上海华虹宏力半导体制造有限公司 | Dynamic label system for IP parameterization unit combination and implementation method |
| CN116756082B (en) * | 2023-08-16 | 2023-10-27 | 沐曦集成电路(上海)有限公司 | Configurable function module file generation method and system |
| CN117391002B (en) * | 2023-10-23 | 2024-05-17 | 苏州异格技术有限公司 | IP core extension description method and IP core generation method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007080184A1 (en) * | 2006-01-12 | 2007-07-19 | Design And Reuse | Collaborative platform for electronic system-on-chip design |
| CN102184148A (en) * | 2011-04-18 | 2011-09-14 | 北京航空航天大学 | AT96 bus controller IP (internet protocol) core based on FPGA (field programmable gate array) and construction method thereof |
| CN103796336A (en) * | 2013-12-04 | 2014-05-14 | 齐齐哈尔大学 | FPGA-based ZigBee wireless sensing network IP construction method |
-
2016
- 2016-03-17 CN CN201610153446.7A patent/CN105843993B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2007080184A1 (en) * | 2006-01-12 | 2007-07-19 | Design And Reuse | Collaborative platform for electronic system-on-chip design |
| CN102184148A (en) * | 2011-04-18 | 2011-09-14 | 北京航空航天大学 | AT96 bus controller IP (internet protocol) core based on FPGA (field programmable gate array) and construction method thereof |
| CN103796336A (en) * | 2013-12-04 | 2014-05-14 | 齐齐哈尔大学 | FPGA-based ZigBee wireless sensing network IP construction method |
Non-Patent Citations (4)
| Title |
|---|
| ENABLING PARTIALLY RECONFIGURABLE IP CORES PARAMETERISATION AND INTEGRATION USING MARTE AND IP-XACT;G. Ochoa-Ruiz;《2012 23rd IEEE International Symposium on Rapid System Prototyping (RSP)》;20121213;正文第4.3节 * |
| Philips Semiconductors Next Generation Architectural IP ReUse Developments for SoC Integration;Geoff Mole;《Design Reuse》;20120514;正文第1段、第7-8段、第10段、第28-29段 * |
| 基于IP-XACT标准的SoC集成方法;黄凯杰;《浙江大学学报》;20131031;第47卷(第10期);正文第1-2节 * |
| 黄凯杰.基于IP-XACT标准的SoC集成方法.《浙江大学学报》.2013,第47卷(第10期),1770-1776. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105843993A (en) | 2016-08-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106155755B (en) | Program compiling method and program compiler | |
| US7085702B1 (en) | Method and system for modeling and automatically generating an embedded system from a system-level environment | |
| US9536023B2 (en) | Code generation for using an element in a first model to call a portion of a second model | |
| US7739092B1 (en) | Fast hardware co-simulation reset using partial bitstreams | |
| Apvrille et al. | A UML-based environment for system design space exploration | |
| US20110145784A1 (en) | Automatic generation of code for component interfaces in models | |
| US9075624B2 (en) | Compilation of system designs | |
| US7890916B1 (en) | Debugging using a virtual file system interface | |
| US9223921B1 (en) | Compilation of HLL code with hardware accelerated functions | |
| US10666744B2 (en) | Managing discovery and selection of service interface specifications | |
| US10586003B1 (en) | Circuit design using high level synthesis and linked hardware description language libraries | |
| Lecomte et al. | A co-design methodology based on model driven architecture for real time embedded systems | |
| US10762265B1 (en) | Heterogeneous instantiation of high-level language callable library for hardware core | |
| US10949589B2 (en) | Method for compression of emulation time line in presence of dynamic re-programming of clocks | |
| CN105843993B (en) | IP generation method and tool | |
| US10387584B1 (en) | Streaming on hardware-software platforms in model based designs | |
| Gong et al. | ReSim: A reusable library for RTL simulation of dynamic partial reconfiguration | |
| US11775718B2 (en) | Methods and apparatus to simulate metastability for circuit design verification | |
| US8504973B1 (en) | Systems and methods for generating a test environment and test system surrounding a design of an integrated circuit | |
| Stavinov | 100 power tips for FPGA designers | |
| Ebeid et al. | HDL code generation from UML/MARTE sequence diagrams for verification and synthesis | |
| US8122414B1 (en) | Placeholder-based design flow for creating circuit designs for integrated circuits | |
| US12086521B2 (en) | Circuit design simulation and clock event reduction | |
| TWI231441B (en) | Automated integration method of hardware/software interface for SIP development | |
| US8739088B1 (en) | Using constraints wtihin a high-level modeling system for circuit design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| TA01 | Transfer of patent application right | ||
| TA01 | Transfer of patent application right |
Effective date of registration: 20171027 Address after: Beijing 100101 Chaoyang District Olympic Forest Park South Gate Applicant after: EPOCH TECHNOLOGY IMECAS CO.,LTD. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Applicant before: Institute of Microelectronics of the Chinese Academy of Sciences |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |