CN105843767A - PCI (Peripheral Component Interconnect) bus gigabit network implementation method - Google Patents
PCI (Peripheral Component Interconnect) bus gigabit network implementation method Download PDFInfo
- Publication number
- CN105843767A CN105843767A CN201610170931.5A CN201610170931A CN105843767A CN 105843767 A CN105843767 A CN 105843767A CN 201610170931 A CN201610170931 A CN 201610170931A CN 105843767 A CN105843767 A CN 105843767A
- Authority
- CN
- China
- Prior art keywords
- bus
- pci
- pcie
- pci bus
- implementation method
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a PCI (Peripheral Component Interconnect) bus gigabit network implementation method, and relates to a network implementation technology. Rich PCIE (Peripheral Component Interconnect Express) bus resources inside a PCH (Platform Controller Hub) are adopted; a PCIE bus signal is converted into a PCI bus signal by a PCIE-PCI Bridge; a network chip is adopted to convert the PCI bus signal into a gigabit network signal; and then the gigabit network signal is connected to an RJ45 interface by adopting a gigabit network transformer so as to achieve a gigabit network function. The PCI bus gigabit network implementation method disclosed by the invention solves the problems of conversion from PCIE bus of an X86 architecture notebook platform to a PCI bus and conversion from the PCI bus to the gigabit network signal, achieves the gigabit network function by the PCIE bus of the platform, is novel in idea and simple to operate, and has wide popularization and use values.
Description
Technical field
Present invention relates particularly to real-time performance technology, be exactly a kind of pci bus gigabit networking implementation method specifically.
Background technology
Military calculating platform requires height to equipment performance, stability etc., and X86-based notebook-enabled platform has that low in energy consumption, performance is strong and the advantage such as aboundresources, is widely used in military calculating platform.X86-based notebook-enabled platform self is with abundant PCIE bus resource.CPCI interface meets pci bus specification, and interface uses European connector, and reinforcing grade is high, strong to environmental suitability, therefore extensive in military calculating platform application.Meanwhile, device requirement based on pci bus is more and more extensive in military computer platform application, but X86-based notebook-enabled platform does not has primary pci bus so that X86-based notebook-enabled platform is greatly limited in performance applications.
Summary of the invention
The present invention is directed to the weak point that prior art exists, it is provided that a kind of pci bus gigabit networking implementation method.
A kind of pci bus gigabit networking implementation method of the present invention, the technical scheme solving the employing of above-mentioned technical problem is as follows: described a kind of pci bus gigabit networking implementation method, use PCH(Platform Controller Hub, platform controller hub) internal abundant PCIE bus resource, PCIE bus signals is converted to pci bus signal by PCIE-PCI Bridge (bridge device), and use network chip that pci bus signal is converted to gigabit network signal, then use kilomega network transformer having to be connected to RJ45 interface and realize gigabit networking function.
Preferably, described network chip uses RTL8110 chip.
Preferably, described PCH uses four-way PCIE bus, and the PCIE bus a width of 2.5Gb of single channel band.
Preferably, described pci bus comprises two kinds of mode bus of 32bit or 64bit, comprises again two kinds of operating frequencies of 33MHz Yu 66MHz under every kind of mode bus.
A kind of pci bus gigabit networking implementation method of the present invention compared with prior art has the beneficial effect that and instant invention overcomes X86-based notebook-enabled platform without the functional limitation caused by primary pci bus, solving platform and carrying PCIE general line system is pci bus, and PCE general line system is the problem of gigabit network signal, by PCIE-PCI Bridge, PCIE bus signals is converted to pci bus signal, then use network chip that pci bus signal is converted to gigabit network signal, and be connected to RJ45 interface by network transformer and realize gigabit networking function;Present inventive concept is novel, it is simple to realize, and has preferable popularizing value.
Accompanying drawing explanation
Accompanying drawing 1 is the schematic block diagram for this pci bus gigabit networking implementation method;
What accompanying drawing 2 was described PCIE-PCI Bridge realizes block diagram.
Detailed description of the invention
For making the object, technical solutions and advantages of the present invention clearer, below in conjunction with specific embodiment, and with reference to accompanying drawing, a kind of pci bus gigabit networking implementation method of the present invention is further described.
For X86-based notebook-enabled platform, the present invention proposes a kind of pci bus gigabit networking implementation method, in view of X86-based notebook-enabled platform is without primary pci bus, platform is carried abundant PCIE bus resource and is converted to pci bus by certain hardware circuit, then pci bus signal is converted to gigabit network signal by building hardware circuit.This pci bus gigabit networking implementation method is applicable to reinforcement type CPCI framework computer equipment.
Embodiment 1:
Described in the present embodiment, a kind of pci bus gigabit networking implementation method, uses PCH(Platform Controller
Hub, platform controller hub) internal abundant PCIE bus resource, PCIE bus signals is converted to pci bus signal by PCIE-PCI Bridge (bridge device), and use network chip (RTL8110 chip) that pci bus signal is converted to gigabit network signal, then use kilomega network transformer having to be connected to RJ45 interface and realize gigabit networking function;Accompanying drawing 1 is the schematic block diagram of this pci bus gigabit networking implementation method, as shown in Figure 1.
What accompanying drawing 2 was described PCIE-PCI Bridge (bridge device) realizes block diagram, as shown in Figure 2, and described PCH(Platform Controller
Hub, platform controller hub) use four-way PCIE bus, and the PCIE bus a width of 2.5Gb of single channel band;PCIE bus passes through PCIE-PCI
Bridge is converted to pci bus, and described pci bus comprises two kinds of mode bus of 32bit or 64bit, comprises again two kinds of operating frequencies of 33MHz Yu 66MHz under every kind of mode bus.So, for meeting pci bus maximum resource needs, disclosure satisfy that the bandwidth demand under PCI different mode by four-way PCIE bus.
RTL8110 chip supports the 32bitPCI bus of 33MHz or 66MHz, compatible 3.3V/5V level pci signal;Network chip described in the present embodiment uses RTL8110 chip, and pci bus signal is converted to gigabit network signal.Meanwhile, store configuration information and MAC Address by the EEPROM Flash chip being articulated on network chip, and support that USB interface, at line writing, facilitates EEPROM information updating.Described network chip uses single 3.3V power supply mode, carries out voltage-regulation by CTRL18 and CTRL15 signal, 3.3V is converted to 1.8V Yu 1.5V for chip operation.Further, the working station indicator carried by network chip is controlled depositor and conveniently realizes the instruction of network work state.
Above-mentioned detailed description of the invention is only the concrete case of the present invention; the scope of patent protection of the present invention includes but not limited to above-mentioned detailed description of the invention; suitably change that it is done by any that meet claims of the present invention and any person of an ordinary skill in the technical field or replace, all should fall into the scope of patent protection of the present invention.
Claims (4)
1. a pci bus gigabit networking implementation method, it is characterized in that, use the internal abundant PCIE bus resource of PCH, PCIE bus signals is converted to pci bus signal by PCIE-PCI Bridge, and use network chip that pci bus signal is converted to gigabit network signal, then use kilomega network transformer having to be connected to RJ45 interface and realize gigabit networking function.
A kind of pci bus gigabit networking implementation method, it is characterised in that described network chip uses RTL8110 chip.
A kind of pci bus gigabit networking implementation method, it is characterised in that described PCH uses four-way PCIE bus, and the PCIE bus a width of 2.5Gb of single channel band.
A kind of pci bus gigabit networking implementation method, it is characterised in that described pci bus comprises two kinds of mode bus of 32bit or 64bit, comprises again two kinds of operating frequencies of 33MHz Yu 66MHz under every kind of mode bus.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610170931.5A CN105843767A (en) | 2016-03-24 | 2016-03-24 | PCI (Peripheral Component Interconnect) bus gigabit network implementation method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201610170931.5A CN105843767A (en) | 2016-03-24 | 2016-03-24 | PCI (Peripheral Component Interconnect) bus gigabit network implementation method |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105843767A true CN105843767A (en) | 2016-08-10 |
Family
ID=56583104
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201610170931.5A Pending CN105843767A (en) | 2016-03-24 | 2016-03-24 | PCI (Peripheral Component Interconnect) bus gigabit network implementation method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105843767A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201813377U (en) * | 2010-09-28 | 2011-04-27 | 山东超越数控电子有限公司 | MiniPCI interface adapting gigabit network port card |
CN102520768A (en) * | 2011-12-29 | 2012-06-27 | 曙光信息产业股份有限公司 | Blade server motherboard and system |
CN202406141U (en) * | 2012-01-05 | 2012-08-29 | 汉柏科技有限公司 | Fire wall |
CN103324596A (en) * | 2013-03-19 | 2013-09-25 | 中国科学院声学研究所 | VME single board computer device based on X 86 system architecture processor |
CN203759602U (en) * | 2014-03-27 | 2014-08-06 | 无锡市同芯恒通科技有限公司 | Nest plate-based CPCI (Compact Peripheral Component Interconnect) industrial control computer mainboard |
CN104050122A (en) * | 2013-03-15 | 2014-09-17 | 英特尔公司 | Adaptive Backchannel Equalization |
CN104050114A (en) * | 2013-03-15 | 2014-09-17 | 英特尔公司 | Systems, methods, and apparatuses for synchronizing port entry into a low power state |
WO2015108522A1 (en) * | 2014-01-16 | 2015-07-23 | Intel Corporation | An apparatus, method, and system for a fast configuration mechanism |
-
2016
- 2016-03-24 CN CN201610170931.5A patent/CN105843767A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN201813377U (en) * | 2010-09-28 | 2011-04-27 | 山东超越数控电子有限公司 | MiniPCI interface adapting gigabit network port card |
CN102520768A (en) * | 2011-12-29 | 2012-06-27 | 曙光信息产业股份有限公司 | Blade server motherboard and system |
CN202406141U (en) * | 2012-01-05 | 2012-08-29 | 汉柏科技有限公司 | Fire wall |
CN104050122A (en) * | 2013-03-15 | 2014-09-17 | 英特尔公司 | Adaptive Backchannel Equalization |
CN104050114A (en) * | 2013-03-15 | 2014-09-17 | 英特尔公司 | Systems, methods, and apparatuses for synchronizing port entry into a low power state |
CN103324596A (en) * | 2013-03-19 | 2013-09-25 | 中国科学院声学研究所 | VME single board computer device based on X 86 system architecture processor |
WO2015108522A1 (en) * | 2014-01-16 | 2015-07-23 | Intel Corporation | An apparatus, method, and system for a fast configuration mechanism |
CN203759602U (en) * | 2014-03-27 | 2014-08-06 | 无锡市同芯恒通科技有限公司 | Nest plate-based CPCI (Compact Peripheral Component Interconnect) industrial control computer mainboard |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN205862322U (en) | A kind of SPI/I2C interface convertor based on FPGA | |
CN205318363U (en) | Intelligent terminal double -screen display device | |
CN105843767A (en) | PCI (Peripheral Component Interconnect) bus gigabit network implementation method | |
CN208128284U (en) | A kind of Ethernet based on S698PM turns Multi-path synchronous serial interface communication apparatus | |
CN103066986A (en) | Positive-negative logic level conversion switching circuit | |
CN103869883B (en) | One kind extension mainboard and expansion system | |
CN102176589A (en) | Concentrator for universal serial bus (USB)-8 serial port RS422 | |
CN105045401A (en) | USB interface keyboard and mouse integrated system and design method therefor | |
CN205210574U (en) | Two obs core control modules based on microcontroller realizes FPGA data configuration | |
CN103810142B (en) | Reconfigurable system and construction method thereof | |
CN203840554U (en) | Dual-mode wireless communication equipment used for public bicycle system | |
CN204392285U (en) | A kind of intelligent wireless router | |
CN106027265A (en) | Method for realizing PCI (Peripheral Component Interconnect) bus gigabit network based on notebook platform | |
CN203151466U (en) | Positive-negative logic level conversion switching circuit | |
CN208489861U (en) | A kind of novel structure based on loop network control technology | |
CN202696644U (en) | CAN bus based bridge with strong anti-interference capability and wide applicability | |
CN204423365U (en) | A kind of single chip computer device expanding RS232 communication interface | |
CN204288063U (en) | The PC mainboard of a kind of integrated wireless route cat | |
CN104360969A (en) | Field wireless networking system supporting big data transmission | |
CN204423055U (en) | A kind of single chip computer device expanding IO interface | |
CN207234763U (en) | A kind of communicating circuit plate based on SIM800A or STM32 | |
CN204408373U (en) | A kind of unidirectional Subordinate communication circuit based on PWM technology | |
CN203942546U (en) | A kind of transition of communications gateway module | |
CN203645712U (en) | Engineering vehicle network control system and engineering vehicle | |
CN204145540U (en) | Conversion equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
WD01 | Invention patent application deemed withdrawn after publication | ||
WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20160810 |