CN105812355A - LVDS interface communication method - Google Patents

LVDS interface communication method Download PDF

Info

Publication number
CN105812355A
CN105812355A CN201610124554.1A CN201610124554A CN105812355A CN 105812355 A CN105812355 A CN 105812355A CN 201610124554 A CN201610124554 A CN 201610124554A CN 105812355 A CN105812355 A CN 105812355A
Authority
CN
China
Prior art keywords
complete
send
full
training
code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610124554.1A
Other languages
Chinese (zh)
Other versions
CN105812355B (en
Inventor
杨涛
邱东伟
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
BEIJING ZUOJIANG TECHNOLOGY Co Ltd
Original Assignee
BEIJING ZUOJIANG TECHNOLOGY Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by BEIJING ZUOJIANG TECHNOLOGY Co Ltd filed Critical BEIJING ZUOJIANG TECHNOLOGY Co Ltd
Priority to CN201610124554.1A priority Critical patent/CN105812355B/en
Publication of CN105812355A publication Critical patent/CN105812355A/en
Application granted granted Critical
Publication of CN105812355B publication Critical patent/CN105812355B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/16Implementation or adaptation of Internet protocol [IP], of transmission control protocol [TCP] or of user datagram protocol [UDP]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)

Abstract

The invention discloses an LVDS interface communication method. The method includes initiation of two communication ends, LVDS line training, a transmitting process and a receiving process, wherein the transmitting process includes S1, sending a BUSY code; S2, checking the state of the end itself, sending the BUSY code continuously if the state indicates full and sending a FREE code if the state does not indicate full; S3 waiting if receiving the BUSY code sent from the opposite end or turning to S4 if not receiving the BUSY code sent from the opposite end; S4, turning to S3 is no messages exists locally or turning to S5 if a messages exists locally; S5, packing and sending the local message and turning to S2 after the message transmission is finished; the receiving process includes S6, waiting if receiving a BUSY code sent from the opposite end or turning to S7; S7, checking data from the opposite end, turning to S6 if an opposite FREE code is received or turning to S8 if no opposite FREE code is received; S8, obtaining the message length according to the packing format if a message is received, storing the received message according to the message length and updating the state of the end itself.

Description

A kind of LVDS interface communication means
Technical field
The present invention relates to LVDS communication technical field, particularly relate to a kind of LVDS interface communication means.
Background technology
Often using the LVDS interface based on Serders in high speed circuit chip interconnects, that Serders completes data and go here and there/serial conversion, LVDS completes the physical connection of circuit.
In being commonly designed, the two ends of LVDS interface are peer-to-peers, from one end, there is tranmitting data register line, send data wire, receive clock line, receive data wire, also need to use at least 3 pairs of holding wires to transmit for management and the data of LVDS interface simultaneously, 1 pair of # ready RDY line completion notice opposite end is ready, training stage uses 1 # completes DONE signal, and notice opposite end has been trained, the message transmissions stage, use 1 to the full FULL signal of #, complete the stream control function of bi-directional data.
Traditional LVDS interface design, except clock, data wire additionally uses 3 management and the message transmissions that holding wire completes interface, waste the chip pin resource of preciousness, simultaneously the management function of LVDS interface cannot flexible expansion, as added reset function, loop fuction, necessary newly added respective pin, when function is a lot, the mode adding pin cannot be accepted.
Summary of the invention
The purpose of the present invention is to propose to a kind of pin not used outside any clock, data, LVDS module can be good at again management and the message transmissions function of self simultaneously.
One LVDS interface communication means of the present invention, wherein, including: carry out the initialization at communication two ends;Carry out LVDS circuit training;Transmission flow comprises: S1, transmission BUSY code;S2, check self state, if state is full, then continue to send BUSY code, otherwise send FREE code;S3, receive opposite end BUSY code and then wait, otherwise proceed to S4;S4, do not have such as this locality message to proceed to S3, otherwise proceed to S5;S5, being packaged by this locality message and send, message proceeds to S2 after being sent completely;Reception flow process comprises: S6, receives opposite end BUSY code and then waits, otherwise proceeds to S7;S7, check opposite end data, receive opposite end FREE code and then proceed to S6, otherwise proceed to S8;S8, it is message such as what receive, then obtains message length according to encapsulation format, according to the packet storage that message length will receive, and update the state of self.
One embodiment of the LVDS interface communication means according to the present invention, wherein, the initialization carrying out communication two ends includes: select first handshake as two ends in LVDS data wire;First end sends square wave, and the second end sends complete 1, and both starts the detection to opposite end square wave simultaneously;Second end stops sending complete 1 after the square wave of the first end being detected, starts to send square wave, simultaneously detect that the first end sends complete 1;First end stops sending square wave after the square wave of the second end being detected, starts to send complete 1, simultaneously detect that the second end sends complete 1;Second end detect the first end complete 1 after stop send square wave, start to send complete 1, detect simultaneously first end send midamble code, the second end has been shaken hands;First end detect the second end complete 1 after stop send complete 1, the first end has been shaken hands.
One embodiment of the LVDS interface communication means according to the present invention, wherein, the training of LVDS circuit includes: before data wire training starts, all of data lines is output as complete 1;First end sends midamble code and detects the full 0 that the second end sends simultaneously, and the second end detection midamble code waits for training;Second termination receives midamble code and is trained, and exports full 0 after training, starts simultaneously at complete the 1 of detection the first end transmission;First end sends complete 1 after the full 0 that the second end sends being detected, and starts simultaneously at detection midamble code and waits for training;Second end detect first end send complete 1 after send midamble code, start simultaneously at detection first end send full 0;First end training sends full 0 after terminating, and starts simultaneously at the full 0 that detection the second end sends;Second end starts to send full 0 after the full 0 that the first end sends being detected, and continues to send the full 0 of multiple clock cycle;Between first end, the second end, circuit is trained from the first data lines, after having trained, enter the training of the second data lines, judging whether that all of data lines training is complete afterwards, as unfinished, the second end turns to next data lines to proceed training, the like, until all of data lines training is complete, as completed, then the second end enters message transmissions.
LVDS interface communication means of the present invention is by by ready, completing signal and use data wire to complete, save external terminal;By transmission message is packaged, it is achieved that transmission in control code band, namely saves the external terminal that full flow control signal takies, new control command can also be added flexibly simultaneously.
Accompanying drawing explanation
Fig. 1 show LVDS start handshake procedure figure;
Fig. 2 show LVDS circuit training flow chart;
Fig. 3 show the message transmissions schematic flow sheet of LVDS interface.
Detailed description of the invention
For making the purpose of the present invention, content and advantage clearly, below in conjunction with drawings and Examples, the specific embodiment of the present invention is described in further detail.
The two ends of LVDS are designed as master slave system by the present invention, run and are divided into 3 stages, and the first stage is start handshake phase, and second stage is the circuit training stage, and the phase III is the message transmissions stage.
Fig. 1 is the first stage start handshake procedure figure of LVDS interface communication means of the present invention, as it is shown in figure 1, the start handshake procedure of LVDS comprises the following steps:
(1) in LVDS data wire first is selected as main side, from the handshake of end.
(2) main side sends square wave, sends complete 1 from end, and both starts the detection to opposite end square wave simultaneously.In order to ensure detection reliability, it can be 16 clock cycle that square-wave cycle is arranged.
(3) stop sending complete 1 the square wave of main side detected from end after, start to send square wave, simultaneously complete the 1 of detection main side transmission.
(4) main side detects and stops sending square wave after the square wave of end, starts to send complete 1, detects send from end complete 1 simultaneously.
(5) stop sending square wave complete the 1 of main side detected from end after, start to send complete 1, the midamble code that detection main side sends simultaneously, shaken hands from end, entered the training stage.
(6) main side detects and stops sending complete 1 behind complete the 1 of end, and having shaken hands in main side, enters the training stage.
Fig. 2 is the second stage circuit training flow chart of LVDS interface communication means of the present invention, as in figure 2 it is shown, LVDS circuit training flow process comprises the following steps:
(1) main side, from end between circuit train from the first data lines, after train, enter the training of the second data lines, the like, until all of data lines train complete.Before data wire training starts, all of data lines is output as complete 1.
(2) main side sends midamble code and detects the full 0 sent from end simultaneously, waits for training from end detection midamble code.
(3) receive midamble code from termination to be trained, after training, export full 0, start simultaneously at complete the 1 of the transmission of detection main side.
(4) main side detects and sends complete 1 after the full 0 that end sends, and starts simultaneously at detection midamble code and waits for training.
(5) from end detect that main side sends complete 1 after send midamble code, start simultaneously at the full 0 of detection main side transmission.
(6) main side training sends full 0 after terminating, and starts simultaneously at and detects the full 0 sent from end.
(7) start to send full 0 after detecting, from end, the full 0 that main side sends, persistently send the full 0 of 16 clock cycle, judge whether that all of data lines training is complete afterwards, no end, turn to next data lines from end, repeat step 2-7;Process, then entered the message transmissions stage from end.
(8) main side detects from the full 0 that end sends, and judges whether that all of data lines training is complete afterwards, and no end, main side turns to next data lines, repeats step 2-7;Processed, then main side enters the message transmissions stage.
Fig. 3 is the phase III message transmissions schematic flow sheet of LVDS interface communication means of the present invention, as it is shown on figure 3, message transmissions flow process is divided into 2 parts, transmission flow and reception flow process.
Before carrying out message transmissions, message transmissions is had following agreement
Definition control code, full 0 code is BUSY code, represents that transmitting terminal can not receive data;All-ones is FREE code, represents that transmitting terminal can receive data;
Definition message encapsulation format, message length+message content.
Transmission flow comprises the steps of
(1) BUSY code is sent when initially entering the transmission stage.
(2) checking BUF (being used for the receiving message) state receiving self, full continuation sends BUSY code, otherwise sends FREE code, proceeds to step 3 afterwards.
(3) receive opposite end BUSY code then to wait in this step, otherwise proceed to step 4.
(4) this locality does not have message to proceed to step 3, otherwise proceeds to step 5.
(5) being packaged by this locality message, namely add message length information before message, send the message after encapsulation, message proceeds to step 2 after being sent completely.
Comprise the steps of as it is shown on figure 3, receive flow process
(1) receive opposite end BUSY code then to wait in this step, otherwise proceed to step 2.
(2) check the data of opposite end, receive opposite end FREE code and then proceed to step 1, otherwise proceed to step 3.
(3) what receive is message, first obtains message length according to encapsulation format, according to message length by the packet storage received to receiving BUF.Message proceeds to step 1 after receiving.
While step 3 carries out message reception, check the full state of BUF sky that receives, full then arrange and receive BUF full scale will, it is otherwise provided as non-full.
LVDS interface communication means of the present invention is shaken hands by using the first data lines transmission square wave in LVDS interface to boot up, and namely improves successful vigorousness of shaking hands, because will not produce square wave in start-up phase by mistake, saves extra ready signal simultaneously;Use the data wire being trained to be trained the mutual of process in the training stage and then save signal;In the message transmissions stage by message is packaged, define BUSY code, FREE code, save full flow control signal, other control commands can also be added easily simultaneously.
Compared with prior art, LVDS interface communication means of the present invention is by by ready RDY, completing DONE signal and use data wire to complete, save external terminal;By transmission message is packaged, it is achieved that transmission in control code band, namely saves the external terminal that full FULL flow control signal takies, new control command can also be added flexibly simultaneously.
The above is only the preferred embodiment of the present invention; it should be pointed out that, for those skilled in the art, under the premise without departing from the technology of the present invention principle; can also making some improvement and deformation, these improve and deformation also should be regarded as protection scope of the present invention.

Claims (3)

1. a LVDS interface communication means, it is characterised in that including:
Communicate the initialization at two ends;
Carry out LVDS circuit training;
Communication two ends carry out data transmission and reception;
Data transmission flow comprises:
S1, transmission BUSY code;
S2, check self state, if state is full, then continue to send BUSY code, otherwise send FREE code;
S3, receive opposite end BUSY code and then wait, otherwise proceed to S4;
S4, do not have such as this locality message to proceed to S3, otherwise proceed to S5;
S5, being packaged by this locality message and send, message proceeds to S2 after being sent completely;
Data receiver flow process comprises:
S6, receive opposite end BUSY code and then wait, otherwise proceed to S7;
S7, check opposite end data, receive opposite end FREE code and then proceed to S6, otherwise proceed to S8;
S8, it is message such as what receive, then obtains message length according to encapsulation format, according to the packet storage that message length will receive, and update the state of self.
2. LVDS interface communication means as claimed in claim 1, it is characterised in that the initialization carrying out communication two ends includes:
Select first handshake as two ends in LVDS data wire;
First end sends square wave, and the second end sends complete 1, and both starts the detection to opposite end square wave simultaneously;
Second end stops sending complete 1 after the square wave of the first end being detected, starts to send square wave, simultaneously detect that the first end sends complete 1;
First end stops sending square wave after the square wave of the second end being detected, starts to send complete 1, simultaneously detect that the second end sends complete 1;
Second end detect the first end complete 1 after stop send square wave, start to send complete 1, detect simultaneously first end send midamble code, the second end has been shaken hands;
First end detect the second end complete 1 after stop send complete 1, the first end has been shaken hands.
3. LVDS interface communication means as claimed in claim 2, it is characterised in that the training of LVDS circuit includes:
Before data wire training starts, all of data lines is output as complete 1;
First end sends midamble code and detects the full 0 that the second end sends simultaneously, and the second end detection midamble code waits for training;
Second termination receives midamble code and is trained, and exports full 0 after training, starts simultaneously at complete the 1 of detection the first end transmission;
First end sends complete 1 after the full 0 that the second end sends being detected, and starts simultaneously at detection midamble code and waits for training;
Second end detect first end send complete 1 after send midamble code, start simultaneously at detection first end send full 0;
First end training sends full 0 after terminating, and starts simultaneously at the full 0 that detection the second end sends;
Second end starts to send full 0 after the full 0 that the first end sends being detected, and continues to send the full 0 of multiple clock cycle;
Between first end, the second end, circuit is trained from the first data lines, after having trained, enters the training of the second data lines,
Judging whether that all of data lines training is complete afterwards, as unfinished, the second end turns to next data lines to proceed training, the like, until all of data lines training is complete, as completed, then the second end enters message transmissions.
CN201610124554.1A 2016-03-04 2016-03-04 A kind of LVDS interface communication means Active CN105812355B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610124554.1A CN105812355B (en) 2016-03-04 2016-03-04 A kind of LVDS interface communication means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610124554.1A CN105812355B (en) 2016-03-04 2016-03-04 A kind of LVDS interface communication means

Publications (2)

Publication Number Publication Date
CN105812355A true CN105812355A (en) 2016-07-27
CN105812355B CN105812355B (en) 2019-04-12

Family

ID=56467740

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610124554.1A Active CN105812355B (en) 2016-03-04 2016-03-04 A kind of LVDS interface communication means

Country Status (1)

Country Link
CN (1) CN105812355B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108270694A (en) * 2017-12-04 2018-07-10 山东超越数控电子股份有限公司 A kind of high speed transmission method based on LVDS

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1285104A (en) * 1997-12-19 2001-02-21 艾利森电话股份有限公司 Asynchronous transfer mode switch
CN1835432A (en) * 2005-03-18 2006-09-20 中国科学院自动化研究所 Asymmetric high speed semi-duplex communicating system and communicating method
US20110292028A1 (en) * 2010-05-25 2011-12-01 Seo Byung-Huyn Device and method for driving image display device
CN102667742A (en) * 2009-09-30 2012-09-12 微软公司 Radio control board for software-defined radio platform

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1285104A (en) * 1997-12-19 2001-02-21 艾利森电话股份有限公司 Asynchronous transfer mode switch
CN1835432A (en) * 2005-03-18 2006-09-20 中国科学院自动化研究所 Asymmetric high speed semi-duplex communicating system and communicating method
CN102667742A (en) * 2009-09-30 2012-09-12 微软公司 Radio control board for software-defined radio platform
US20110292028A1 (en) * 2010-05-25 2011-12-01 Seo Byung-Huyn Device and method for driving image display device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108270694A (en) * 2017-12-04 2018-07-10 山东超越数控电子股份有限公司 A kind of high speed transmission method based on LVDS

Also Published As

Publication number Publication date
CN105812355B (en) 2019-04-12

Similar Documents

Publication Publication Date Title
CN103714029B (en) Novel two-line synchronous communication protocol and application
CN107832250B (en) Master-slave communication time sequence method based on SPI
US8184026B2 (en) Mobile industry processor interface
CN101788972B (en) System and method for transmitting data
KR101812835B1 (en) Serial interface
US7308516B2 (en) Bi-directional serial interface for communication control
CN107209739A (en) Voltage mode and current-mode device enumeration
CN106569416B (en) Method and device for multiplexing serial interface and simulation debugging interface of microcontroller
CN100462955C (en) Substitute SATA host for communicating with a sata device
CN105446837A (en) Method, device and system for detecting whether IIC (inter-integrated circuit) interface device is connected
CN105701038B (en) A kind of cascade chip starting method and relevant apparatus
WO2022000813A1 (en) Signal conversion method, chip, and household appliance
US20230146989A1 (en) Communication device and communication system
CN105812355A (en) LVDS interface communication method
CN116436526B (en) Method, device, system, storage medium and electronic equipment for controlling signal transmission
CN108255768A (en) A kind of link bridge circuit, communication system and method based on I3C
CN208477514U (en) A kind of SPI of intelligent temperature controller turns the analog circuit of UART
CN107465487B (en) Bus data sending method, system and sub-equipment
CN102402494A (en) Data processing method and device for 10 gigabit media independent interface (XGMII) and inter-chip bidirectional handshaking method
CN108270694A (en) A kind of high speed transmission method based on LVDS
CN103577368A (en) IIC communication extension method and device based on SPI protocol
CN107786309B (en) Chip data transmission method and system free of clock synchronization and electronic equipment
CN112817895A (en) Communication method based on GPIO
CN101667951A (en) Network device and data transmission method thereof
CN101145797A (en) FPGA and DSP communication structure and method for radio data transmission broadcasting station digital signal processing module

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: 100095 Beijing, China, the high road, No. 3, No. 9, building No. 1, layer 101, layer 201,, 2

Applicant after: BEIJING ZUOJIANG TECHNOLOGY CO.,LTD.

Address before: 100036 Beijing, Haidian District, Fu Cheng Road, No. 58 Xinzhou commercial building, No. 511

Applicant before: BEIJING ZUOJIANG TECHNOLOGY CO.,LTD.

Address after: 100036 Beijing, Haidian District, Fu Cheng Road, No. 58 Xinzhou commercial building, No. 511

Applicant after: BEIJING ZUOJIANG TECHNOLOGY CO.,LTD.

Address before: 100036 Beijing, Haidian District, Fu Cheng Road, No. 58 Xinzhou commercial building, No. 511

Applicant before: BEIJING ZUOJIANG TECHNOLOGY Co.,Ltd.

GR01 Patent grant
GR01 Patent grant