CN105790758B - A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion - Google Patents
A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion Download PDFInfo
- Publication number
- CN105790758B CN105790758B CN201610213002.8A CN201610213002A CN105790758B CN 105790758 B CN105790758 B CN 105790758B CN 201610213002 A CN201610213002 A CN 201610213002A CN 105790758 B CN105790758 B CN 105790758B
- Authority
- CN
- China
- Prior art keywords
- phase
- formula
- frequency
- voltage
- harmonic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02J—CIRCUIT ARRANGEMENTS OR SYSTEMS FOR SUPPLYING OR DISTRIBUTING ELECTRIC POWER; SYSTEMS FOR STORING ELECTRIC ENERGY
- H02J3/00—Circuit arrangements for ac mains or ac distribution networks
- H02J3/01—Arrangements for reducing harmonics or ripples
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
- Y02E40/40—Arrangements for reducing harmonics
Abstract
The invention discloses a kind of improvement phase-lock-loop algorithms based on the filter that is delayed under mixed proportion, including step S1, foundation to improve phase lock control model, realizes the extraction of fundamental phase and frequency information；S2, fundamental wave and each harmonic voltage magnitude are sought；S3, the extraction algorithm for designing each harmonic frequency and phase realize the extraction of every component of voltage under electric network fault.The beneficial effect of the phase locked algorithm is that fast and accurately every component of voltage extracts, realization power converter, and the close friend of photovoltaic and wind generator system is incorporated into the power networks.
Description
Technical field
The invention belongs to synchronized technical field in electric system, it is related to based on the filter that is delayed under hybrid coordinate axis
PHASE-LOCKED LOOP PLL TECHNIQUE.More particularly to a kind of time delayed signal arrester and synchronous rotating frame based in two-phase stationary coordinate system
On moving average filter improvement three-phase phase-locked loop technology.
Background technique
Due to greatly developing for new energy, especially in occasions such as active power filter, wind-power electricity generation, photovoltaic power generations,
The imbalance of network voltage and distortion are inevitable, and the normal work of grid-connected converter needs accurately to obtain network voltage
Phase and frequency information runs especially for wind-power electricity generation and the low voltage crossing of photovoltaic power generation, accurately and rapidly obtains phase
Information becomes particularly important.The frequency spectrum of network voltage is analyzed using Fourier and fast Fourier variation, extracts network voltage
Most basic one of the method for phase type, but this method assumes that network voltage has complete periodical and repeatability, in electricity
Net phase, frequency when amplitude is mutated, will generate frequency and phase information extract error.It is most simple based on the method that zero point is passed through
One of single extraction electric voltage frequency and phase method, however when network voltage distortion, voltage may repeatedly pass through in the short time
Zero point causes phase extraction to generate large error.
Most common phase extraction method is using phase-lock-loop algorithm, and conventional phase locked loops first convert three-phase voltage
To under synchronously rotating reference frame, d axis or q axis signal zero are made by pi controller, realize voltage locking phase.In ideal power grid
In the case of, conventional phase locked loops can extraction phase and frequency information accurately and fast, and in unbalanced source voltage and distortion feelings
Under condition, since PI controller cannot carry out floating regulation to of ac, conventional phase locked loops tend not to accurately extract voltage
Phase and frequency.Phase extraction can be inhibited to fluctuate to a certain degree by being inserted into low-pass filter on phaselocked loop d axis or q axis, but
It will lead to the reduction of system cross-over frequency simultaneously, respond slack-off.Therefore, it is necessary to study a kind of adaptation complex electric network voltage environment
Phase-lock-loop algorithm can be realized quick, floating phase and frequency information extraction, can be widely applied to grid-connected converter, wind
The occasions such as power power generation and the operation of photovoltaic power generation low voltage crossing.
Summary of the invention
It is an object of the invention to overcome current synchronized technology that cannot realize in complex electric network environment quickly, accurately
The problem of extracting frequency and phase information, proposes a kind of improvement phase-lock-loop algorithm based on filtering wave by prolonging time technology, and realize base
The extraction of the order components of wave and harmonic wave.
The specific technical proposal of the invention is: a kind of PHASE-LOCKED LOOP PLL TECHNIQUE and fundamental wave under various grid conditions with it is humorous
Wave train component extraction algorithm, specifically comprises the following steps:
S1 realizes the frequency of network voltage, the precise measurement of phase on the basis of three-phase power grid voltage.
S2, the fundamental frequency and phase obtained using S1, seeks the amplitude of network voltage fundamental wave and each harmonic.
S3 extracts the phase of electric network positive and negative sequence harmonic voltage, in conjunction with the positive-negative sequence harmonic amplitude obtained in S2, realizes power grid
The extraction of voltage each harmonic component.
Further, the frequency of network voltage fundametal compoment and the detailed process of phase are extracted in step S1 are as follows:
The present invention is based on traditional three-phase phase-locked loop technologies, and moving average filter (Moving is inserted on dq axis
Average Filter, MAF) Lai Tigao phaselocked loop is to harmonics restraint；Then by conventional proportional-integral (Proportional-
Integral, PI) controller is improved to ratio (Proportional, P) controller to improve the response speed of system, thus makes
At the tracking error of step response can be compensated by design error compensator；The finally power grid electricity in view of measuring
There may be direct current biasings in pressure, pass through delay signal canceller (the Delay Signal on α β axis
Cancellation, DSC) eliminate it to systematic influence.
Assuming that three-phase power grid voltage is made of each fundamental wave and harmonic component, expression formula is as follows:
In formula, Va,dc、Vb,dcAnd Vc,dcRespectively a phase, the direct current biasing of b phase and c phase；WithIt is divided into nth harmonic just
Negative sequence voltage amplitude；WithRespectively the phase angle of the positive and negative sequence voltage of h subharmonic and WithIt is divided into the starting phase angle of the positive and negative sequence voltage of h subharmonic；N is most high order voltage harmonics number, in view of nonlinear-load
General characteristic, the characteristic harmonics in three phase network are mainly 5,7,11,13 equal 6k ± 1 time, i.e. h=| 6k ± 1 |, k=0,1,
2…。
Clark transformation is carried out to three-phase power grid voltage, obtains v 'αWith v 'β, expression formula is as follows:
In formula
Pass through the time delayed signal arrester α β DSC being inserted on α β axis2, the DC component as shown in formula (3) is eliminated, is passed
Delivery function is
In formula, T is the network voltage period.
Filter out DC component vα,dcAnd vβ,dcAfterwards, v is obtainedαWith vβ:
By vαWith vβIt is converted by Park, obtains vdWith vq, expression formula is as follows:
θ is the feedback phase angle of phaselocked loop in formula.
If input voltage frequency is ωi=ωff+Δωi, wherein ωffIt is 50Hz equal to ideal mains frequency；ΔωiFor
Frequency offseting value；It is k in transmission function according to engineering control theorypIn the system of/s, when input ramp response and slope is Δ
ωiWhen, if output steady-state error is θe；θeWhen ' expression frequency hopping, the phase shift of the time delayed signal arrester generation on α β axis.
Then:
And in the state of phase lock loop locks, Δ ωiMean value be equal to Δ ωoMean value, therefore output error is represented by again
When frequency hopping, time delayed signal arrester also will generate phase shift to signal, according to the available α β DSC of formula (4)2
Phase frequency expression formula
By ωi=ωff+ΔωiPhase shift in substitution formula (9), after available frequency hopping
System may be implemented by the method for feedforward compensation according to system tracking error shown in formula (8) and formula (10)
Floating Phase Tracking.
When network voltage is there is no when frequency hopping, i.e. ωi=ωff, formula (8) and formula (10) are that zero, θ as inputs electricity
The phase angle of net voltage；When the jump of network voltage occurrence frequency, if vαWith vβPhase angle be θ '0, v 'αWith v 'βPhase angle
For θo, i.e. the phase angle of network voltage.
When phaselocked loop reaches stable state, i.e.,θ1 +For the phase angle of positive sequence fundamental wave,For the first of positive sequence fundamental wave
Beginning phase, formula (6) are rewritten as
Therefore, on dq axis other than DC component, there are also the AC compounents of integral multiple fundamental frequency.It is inserted on dq axis
Moving average filter, filters out the AC compounent of even times fundamental frequency, and transmission function is
T in formulaωFor the length of window of moving average filter, in the present invention, TωIt is set as 0.01.It realizes in power grid electricity
Pressure distortion and the floating fundamental frequency and Phase Tracking in the case of harmonic wave.
Further, network voltage fundamental wave and each harmonic are sought using the fundamental frequency and phase obtained in step S2
Amplitude, detailed process are as follows:
Might as well for seeking the amplitude of n-th harmonic wave (set N=± | 6m ± 1 |, m be arbitrarily determine integer), n-th is humorous
Wave frequency rate is N times of fundamental frequency, Bu Fangling
With θNAngle is converted for Park, formula (5) is coordinately transformed, as N=| 6m ± 1 | when > 0
Abbreviation is carried out to exchange item in formula (14), i.e.,
As N=- | 6m ± 1 | when < 0, formula (14) is rewritten as
Abbreviation is carried out to exchange item in formula (17), i.e.,
By formula (15), formula (16) and formula (18), formula (19) it can be seen that no matter seeking positive sequence voltage component amplitude, still ask negative
Sequence voltage component amplitude, the exchange item frequency on dq axis be the even-multiple of fundamental frequency and it is minimum be 2 times.Therefore, by
Transmission function moving average filter as shown in formula (12) is inserted on dq axis, formula (14) and formula (17) can be rewritten as respectively
It can be obtained by formula (20) and formula (21), the amplitude of the positive and negative harmonic wave of n times is respectively
It is network voltage fundamental voltage amplitude shown in formula (22) as N=1.
Further, it is humorous to extract electric network positive and negative sequence using the method for the fundamental frequency and phase extracted in S1 in step S3
The phase of wave voltage, detailed process are as follows:
Below for extracting n times harmonic phase (when N be greater than zero when, ± take+；When N is less than zero, ± take-.):
Identical phase-locked loop structures, the ω when fundamental frequency jumps are extracted using with fundamental phasei=ωff+Δ
ωi, harmonic frequency becomes
System is to the tracking error of n times harmonic wave
In formulaFor the proportional controller coefficient of n times harmonic phase extraction system.
The phase shift that the time delayed signal arrester that non-frequency adapts to generates n times harmonic wave is expressed as
Therefore, for n times positive sequence harmonic phase extraction phase-locked loop systems
In the state of phase lock loop locks, i.e.,Error term shown in formula (25) and formula (26) is compensated to defeated
Phase outAvailable positive sequence harmonic phase
According to the fundamental phase extracted in step S1, the harmonic phase extracted in S2 and the fundamental wave extracted in frequency and S3
With harmonic amplitude, available distortion and every component in the network voltage containing harmonic wave.
Detailed description of the invention
Fig. 1 network voltage fundamental wave and harmonic phase and magnitude extraction functional block diagram.
Fig. 2 time delayed signal arrester and moving average filter Bode diagram.
Fig. 3 network voltage is single-phase when falling, and fundamental frequency, phase and amplitude extract dynamic effect picture.
When Fig. 4 electric network voltage phase jumps, fundamental frequency, phase and amplitude extract dynamic effect picture.
When Fig. 5 network voltage frequency hopping, fundamental frequency, phase and amplitude extract dynamic effect picture.
For Fig. 6 network voltage there are when harmonic wave, fundamental frequency, phase and amplitude extract dynamic effect picture.
For Fig. 7 network voltage there are when direct current biasing, fundamental frequency, phase and amplitude extract dynamic effect picture.
Fig. 8 network voltage fundamental wave and harmonic wave positive-negative sequence magnitude extraction dynamic effect picture.
Fig. 9 network voltage fundamental wave and harmonic wave positive-negative sequence component extraction dynamic effect picture.
Specific embodiment
Elaborate with reference to the accompanying drawing to the embodiment of the present invention: the present embodiment before being with technical solution of the present invention
It puts and is implemented, the detailed implementation method and specific operation process are given, but protection scope of the present invention is not limited to down
The embodiment stated.
Fig. 1 is network voltage fundamental wave and harmonic phase and magnitude extraction functional block diagram.Three-phase voltage is passed through into Clark first
Transformation, is filtered DC component using time delayed signal arrester, then carry out Park transformation, is filtered out using moving average filter by base
Therefore the of ac for at least 2 times fundamental frequencies that wave negative sequence component and harmonic component generate only exists in dq on-axis output signal
Then positive sequence fundametal compoment passes through locking phase control ring and phase error compensation, the precise phase and frequency of available network voltage
Rate.
By the fundamental phase measured, formula (13)~formula (23), the positive-negative sequence of available fundamental wave and harmonic wave are used
Component amplitude extracts block diagram and formula (24)~formula (27) in conjunction with the positive and negative sequence harmonic phase of n times as shown in Figure 1, can obtain
To the phase and frequency information of n times positive-negative sequence harmonic wave.
Fig. 2 is time delayed signal arrester and moving average filter Bode diagram.It can be seen that time delayed signal arrester can be with
The harmonic wave of the DC component and even times fundamental frequency on α β axis is filtered out, moving average filter can filter out the idol on dq axis
The harmonic wave of secondary times of fundamental frequency.Guarantee that phaselocked loop can accurately extract the phase and frequency of positive sequence fundamental signal.
The essence of fundamental signal frequency and phase is extracted to verify proposed phase-lock-loop algorithm under various power grid environments
True property and rapidity.Fig. 3~Fig. 7 be respectively network voltage it is single-phase fall, phase hit, frequency hopping and network voltage exist
The dynamic effect picture that fundamental frequency, phase and amplitude are extracted in the case of harmonic wave and direct current biasing.(a), (b), (c) in Fig. 3~Fig. 7
(d) frequency waveform, dq axis output positive sequence voltage and the phase mistake for respectively indicating three-phase input grid voltage waveform, measuring
Difference；Waveform 1 indicates conventional phase locked loops, and waveform 2 indicates improvement phaselocked loop proposed by the invention.
After introduction based on above-mentioned Fig. 3~Fig. 7 service condition, the dynamic effect of Fig. 3~Fig. 7 is carried out separately below detailed
Explanation.
When Fig. 3 gives that network voltage is single-phase to be fallen, fundamental frequency, phase and amplitude extract dynamic effect picture.It can see
Out traditional three-phase phase-locked loop network voltage is single-phase fall when, be unable to accurate detection and go out fundamental frequency, amplitude and phase.
The negative sequence component that single-phase voltage falls generation is presented as the AC compounent of 2 times of mains frequencies in positive sequence synchronization rotational coordinate ax,
PI controller can not realize floating regulation to it.And in improving phaselocked loop, the moving average filter on dq axis can be complete
The AC compounent for filtering out 2 times of fundamental frequencies entirely realizes floating tune in electric voltage frequency, the detection of positive and negative order components and phase
Section.And since PI controller is improved to P controller, response speed also increased, about within 2 grid cycles.
When Fig. 4 gives electric network voltage phase jump, fundamental frequency, phase and amplitude extract dynamic effect picture.It can see
Conventional phase locked loops and improvement phaselocked loop can fast and accurately detect the fundamental frequency of network voltage, amplitude and phase out,
This is because phase hit will not generate negative sequence voltage components, therefore conventional phase locked loops can also show preferable performance, change
Equally do well into phaselocked loop, response speed is even also faster than conventional phase locked loops.
When Fig. 5 gives network voltage frequency hopping, fundamental frequency, phase and amplitude extract dynamic effect picture.Due to frequency
The jump of rate will not generate negative sequence voltage components, and conventional phase locked loops and the testing result comparison for improving phaselocked loop are similar to phase and jump
Comparative situation when change.Relative to conventional phase locked loops, faster, adjustment time is 2 power grid weeks for improved phaselocked loop response speed
Within phase.
Fig. 6 gives network voltage there are when harmonic wave, and fundamental frequency, phase and amplitude extract dynamic effect picture.Due to passing
System phaselocked loop cannot effectively inhibit harmonic wave, in the electric voltage frequency of detection, high frequency all occur in amplitude and phase
AC compounent；And under the action of moving average filter, electric voltage frequency, amplitude can be detected with floating by improving phaselocked loop
And phase, but since moving average filter and time delayed signal arrester require delay process, in Voltage Harmonic
After appearing and subsiding, the time for needing access to 2 grid cycles can be only achieved stable state.But from the point of view of performance, opposite traditional locks
Xiang Huan, improving phaselocked loop has had apparent advantage.
Fig. 7 gives network voltage there are when direct current biasing, and fundamental frequency, phase and amplitude extract dynamic effect picture.Electricity
The direct current biasing of net voltage shows as the AC signal of fundamental frequency, therefore the fundamental wave frequency of conventional phase locked loops detection on dq axis
All occurs the fluctuation of fundamental frequency in rate, amplitude and phase；For improving phaselocked loop, the time delayed signal on α β axis is applied to disappear
Except device can filter out direct current biasing and even-order harmonic that may be present completely, therefore, in electric voltage frequency, positive and negative order components and
The tracking that can be realized floating in the detection of phase, the case where being also similarly to harmonic wave include direct current biasing in network voltage
Or when removal, the time that improvement phaselocked loop needs access to 2 grid cycles reaches stable state.
In order to verify the validity that harmonic amplitude proposed by the invention extracts, when 0.2s, injected into input network voltage
5 positive sequence harmonics of 0.1pu and Negative sequence harmonic, 7 positive sequence harmonics of 0.05pu and Negative sequence harmonic；When 0.3s, harmonic amplitude is mentioned
It is twice high；Network voltage restores normal when 0.4s；Simultaneously between 0.2s~0.4s, network voltage occurs single-phase voltage and falls.
Fig. 8 gives network voltage fundamental wave and harmonic wave positive-negative sequence magnitude extraction dynamic effect picture, wherein (a), (b), (c) and
(d) three-phase input grid voltage waveform, fundamental wave positive-negative sequence amplitude, 5 subharmonic positive-negative sequence amplitudes and 7 subharmonic are respectively indicated just
Negative phase-sequence amplitude.It is not difficult to find that working as t=0.2s, when harmonic is with occurring single-phase fall, system can reach after approximately 20 ms
Stable state realizes that accurate fundamental wave and harmonic amplitude extract；Work as t=0.3s, when harmonic amplitude doubles, system response time is about
Extraction for 20ms, and fundamental wave positive-negative sequence amplitude is substantially unaffected；Work as t=0.4s, when network voltage restores normal, system warp
It crosses about 25ms and reaches stable state.
Fig. 9 gives network voltage fundamental wave and harmonic wave positive-negative sequence component extraction dynamic effect picture, wherein (a), (b), (c),
(d), (e), (f) and (g) respectively indicate three-phase power grid voltage, three-phase fundamental positive sequence voltage, three-phase fundamental wave negative sequence voltage, 5 times it is humorous
Wave positive sequence voltage, 5 subharmonic negative sequence voltages, 7 subharmonic positive sequence voltages and 7 subharmonic negative sequence voltages.It not can be seen that, institute of the present invention
It is proposed method can rapidly and accurately extract the positive and negative order components of fundamental wave and each harmonic, and dynamic response time is on the left side 20ms
It is right.
The dynamic waveform and positive-negative sequence fundamental wave of fundamental phase and frequency abstraction and harmonic wave under above-mentioned various power grid environments
It extracts simulation waveform and shows that improvement phaselocked loop proposed by the present invention can adapt to various complex electric network environment, and can be accurate
Ground extracts the fundamental wave and each harmonic component in network voltage, can be widely applied to the control of gird-connected inverter, active power
Filter etc..
Those of ordinary skill in the art will understand that the embodiments described herein, which is to help reader, understands this hair
Bright principle, it should be understood that protection scope of the present invention is not limited to such specific embodiments and embodiments.This field
Those of ordinary skill disclosed the technical disclosures can make according to the present invention and various not depart from the other each of essence of the invention
The specific variations and combinations of kind, these variations and combinations are still within the scope of the present invention.
Claims (1)
1. a kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion, which comprises the steps of:
S1, based on traditional three-phase phase-locked loop technology, delay signal canceller (the Delay Signal on α β axis
Cancellation, DSC) carry out DC-offset correction to systematic influence, realize floating Phase Tracking in the case of frequency hopping；?
Moving average filter (Moving Average Filter, MAF) Lai Tigao phaselocked loop is inserted on dq axis to harmonics restraint；So
Conventional proportional-integral (Proportional-Integral, PI) controller is improved to ratio (Proportional, P) control afterwards
Device processed improves the response speed of system, and the tracking error resulting to step response carried out by design error compensator
Compensation；
Design the detailed process of the improved PLL system are as follows:
If three-phase power grid voltage va、vbAnd vcAre as follows:
In formula, Va,dc、Vb,dc、Vc,dcRespectively a phase, b phase, the direct current biasing of c phase；WithThe respectively positive-negative sequence of h subharmonic
Voltage magnitude；Respectively the phase angle of the positive and negative sequence voltage of h subharmonic and Point
Not Wei h subharmonic positive and negative sequence voltage starting phase angle；N is most high order voltage harmonics number, in view of the one of nonlinear-load
As characteristic, the characteristic harmonics in three phase network are mainly 5,7,11,13 equal 6k ± 1 time, i.e. h=| 6k ± 1 |, k=0,1,2 ...；
Three-phase power grid voltage is subjected to Clark transformation, obtains v 'α、v′β, expression formula is as follows:
In formula
By signal v 'α、v′βPass through time delayed signal filter, DC component vα,dc、vβ,dcIt is filtered out, obtains vα、vβ:
By vαWith vβIt is converted by Park, obtains vd、vq, expression formula is as follows:
θ is the feedback phase angle of phaselocked loop in formula；
When phaselocked loop reaches stable state, i.e., For the phase angle of positive sequence fundamental wave,For the initial phase of positive sequence fundamental wave
Position, formula (5) are rewritten are as follows:
Therefore, on dq axis other than DC component, there are also the AC compounents of integral multiple fundamental frequency；By being inserted on dq axis
Moving average filter filter out AC compounent, realize in the case that network voltage distortion with when harmonic wave floating fundamental frequency or
Phase Tracking；
When mains frequency jumps, time delayed signal arrester will generate phase shift, be set as θe′；Phase-locked system generates tracking and misses
Difference is set as θe；Enabling input voltage frequency is ωi=ωff+Δωi, wherein ωffIt is 50Hz equal to ideal mains frequency；Δωi
For frequency offseting value；It is k in transmission function according to engineering control theorypIn the system of/s, when input ramp response and slope is
ΔωiWhen, systematic steady state tracking error are as follows:
Wherein, kpFor the proportional gain of system；
The phase shift theta that time delayed signal arrester generatese' can be expressed as
In formula, T is network voltage primitive period, ωoFor network voltage fundamental wave frequency；
It may be implemented according to system tracking error or phase displacement error shown in formula (7) and formula (8) by the method for feedforward compensation
The floating Phase Tracking of system；
S2. the fundamental frequency and phase obtained according to S1, seeks the frequency and phase of each harmonic, recycle the fundamental wave that acquires and
The frequency and phase of harmonic wave carry out Park transformation, and transformed q axis component is sent into MAF to extract network voltage principal wave harmonic wave
Amplitude, detailed process are as follows:
N-th harmonic frequency is N times of fundamental frequency, is enabled:
With θNAngle is converted for Park, formula (5) is coordinately transformed, N=is worked as | 6m ± 1 | when > 0, m are all integers
Abbreviation is carried out to exchange item in formula (10), i.e.,
As N=- | 6m ± 1 | when < 0, formula (10) is rewritten as
Abbreviation is carried out to exchange item in formula (13), i.e.,
By formula (11), formula (12) and formula (14), formula (15) it can be seen that no matter seeking positive sequence voltage component amplitude, still ask negative phase-sequence electric
Component amplitude is pressed, the exchange item frequency on dq axis is the even-multiple of fundamental frequency and is at least 2 times；Therefore, by dq axis
Upper insertion moving average filter, formula (10) and formula (13) can be rewritten as respectively
It can be obtained by formula (16) and formula (17), the amplitude of the positive and negative harmonic wave of n times is respectively
It is network voltage fundamental voltage amplitude shown in formula (18) as N=1；
S3. according to the method for extracting fundamental frequency and phase in S1, the frequency and phase of harmonic wave are sought, and then extracts network voltage
In every component, detailed process are as follows:
Identical phase-locked loop structures, the ω when fundamental frequency jumps are extracted using with fundamental phasei=ωff+Δωi, harmonic wave
Frequency becomes:
Wherein,For harmonic frequency,Offset frequency when to jump；
System is to the tracking error of n times harmonic wave
In formulaFor the proportional controller coefficient of n times harmonic phase extraction system；
Time delayed signal arrester indicates the phase shift that n times harmonic wave generates are as follows:
Therefore, for n times positive sequence harmonic phase extraction phase-locked loop systems
In the state of phase lock loop locks, i.e.,By the compensation of error term shown in formula (22) and formula (23) to output phase
PositionAvailable positive sequence harmonic phaseIn formula,For the phase compensation factor of harmonic wave system,
For the phase compensation factor of fundamental wave system,Output phase shift is obtained for phaselocked loop；
It is available to distort and containing harmonic wave according to the fundamental frequency of extraction, phase and amplitude and harmonic frequency, phase and amplitude
Every component in network voltage.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610213002.8A CN105790758B (en) | 2016-04-07 | 2016-04-07 | A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201610213002.8A CN105790758B (en) | 2016-04-07 | 2016-04-07 | A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105790758A CN105790758A (en) | 2016-07-20 |
| CN105790758B true CN105790758B (en) | 2019-03-05 |
Family
ID=56394943
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201610213002.8A Expired - Fee Related CN105790758B (en) | 2016-04-07 | 2016-04-07 | A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105790758B (en) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106786583B (en) * | 2016-12-26 | 2019-05-17 | 易事特集团股份有限公司 | Uninterruptible power system and its harmonic wave of output voltage suppression circuit |
| CN107045082A (en) * | 2017-06-12 | 2017-08-15 | 南京工程学院 | The synchronized phase open loop detection method of high accuracy and anti-noise jamming |
| CN107257136B (en) * | 2017-06-19 | 2019-05-21 | 国网四川省电力公司电力科学研究院 | Grid-connected converter exports phase-locked loop systems and control method |
| CN107607784B (en) * | 2017-07-28 | 2019-12-06 | 中国农业大学 | Open loop synchronization method |
| CN108493937B (en) * | 2018-03-12 | 2021-10-08 | 深圳市英威腾电气股份有限公司 | Method, device and control system for restraining grid-connected inverter power grid background harmonic |
| CN109245103B (en) * | 2018-07-05 | 2022-02-18 | 南京理工大学 | Software phase-locked loop implementation method and device based on improved sliding mean filter |
| CN111293939B (en) * | 2018-12-06 | 2022-04-05 | 无锡凌博电子技术有限公司 | Method for suppressing harmonic current of motor |
| CN110048423B (en) * | 2019-03-29 | 2023-02-03 | 电子科技大学 | Current control method for immune power grid voltage harmonic interference |
| CN112701691A (en) * | 2020-12-23 | 2021-04-23 | 武汉大学 | Wind power plant harmonic suppression method based on embedded active filtering algorithm |
| CN114583702B (en) * | 2022-05-05 | 2022-08-05 | 湖北工业大学 | Parallel current control system and control method of LCL type active power filter |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102305886A (en) * | 2011-05-31 | 2012-01-04 | 浙江大学 | Fundamental voltage synchronous signal detection method during harmonic distortion and unbalance of network voltage |
| CN103267897A (en) * | 2013-05-15 | 2013-08-28 | 电子科技大学 | Three-phase-locked loop based on reversed Park conversion |
| CN103353548A (en) * | 2013-06-19 | 2013-10-16 | 重庆大学 | Power grid voltage synchronization signal extraction device and method thereof |
| CN103997064A (en) * | 2014-06-03 | 2014-08-20 | 重庆大学 | Method for restraining total output active power fluctuation of double-fed wind power system under unbalanced and harmonic distortion network voltage |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP2698920A1 (en) * | 2012-08-13 | 2014-02-19 | ABB Technology AG | Phase-locked loop |
-
2016
- 2016-04-07 CN CN201610213002.8A patent/CN105790758B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102305886A (en) * | 2011-05-31 | 2012-01-04 | 浙江大学 | Fundamental voltage synchronous signal detection method during harmonic distortion and unbalance of network voltage |
| CN103267897A (en) * | 2013-05-15 | 2013-08-28 | 电子科技大学 | Three-phase-locked loop based on reversed Park conversion |
| CN103353548A (en) * | 2013-06-19 | 2013-10-16 | 重庆大学 | Power grid voltage synchronization signal extraction device and method thereof |
| CN103997064A (en) * | 2014-06-03 | 2014-08-20 | 重庆大学 | Method for restraining total output active power fluctuation of double-fed wind power system under unbalanced and harmonic distortion network voltage |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105790758A (en) | 2016-07-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105790758B (en) | A kind of improvement phase-lock-loop algorithm based on the filter that is delayed under mixed proportion | |
| Zheng et al. | Fast and robust phase estimation algorithm for heavily distorted grid conditions | |
| Wang et al. | A method to improve the dynamic performance of moving average filter-based PLL | |
| Rodriguez et al. | Advanced grid synchronization system for power converters under unbalanced and distorted operating conditions | |
| Karimi-Ghartemani et al. | Application of enhanced phase-locked loop system to the computation of synchrophasors | |
| CN106953634B (en) | Frequency locking loop method based on double self-tuning second-order generalized integrator | |
| Lee et al. | A novel grid synchronization PLL method based on adaptive low-pass notch filter for grid-connected PCS | |
| Hoffmann et al. | A review on fundamental grid-voltage detection methods under highly distorted conditions in distributed power-generation networks | |
| Zhang et al. | Analysis and design of a digital phase-locked loop for single-phase grid-connected power conversion systems | |
| CN110165706B (en) | Self-adaptive three-phase grid-connected converter phase-locked loop and phase-locked control method thereof | |
| CN104578172B (en) | A kind of photovoltaic inversion regulator control method with linear FLL | |
| CN106027038A (en) | Improved three-phase phase-locked loop technology based on delay signal cancellation method | |
| Xiong et al. | A novel fast open-loop phase locking scheme based on synchronous reference frame for three-phase non-ideal power grids | |
| CN103267897A (en) | Three-phase-locked loop based on reversed Park conversion | |
| Shaikh et al. | Simulation of synchronous reference frame PLL for grid synchronization using Simulink | |
| Gao et al. | Phase-locked loops for grid-tied inverters: Comparison and testing | |
| Shitole et al. | Comparative evaluation of synchronization techniques for grid interconnection of renewable energy sources | |
| Xiu et al. | A practical and fast sequence components detection scheme for three-phase unbalanced grid voltage | |
| Safayet et al. | Grid harmonics and voltage unbalance effect elimination for three-phase PLL grid synchronization algorithm | |
| Angquist et al. | Auto-normalizing phase-locked loop for grid-connected converters | |
| Xiu et al. | A novel adaptive frequency extraction method for fast and accurate connection between inverters and microgrids | |
| Kim et al. | A fast and robust PLL of MCFC PCS under unbalanced grid voltages | |
| Young et al. | SRF-PLL with dynamic center frequency for improved phase detection | |
| CN104184464B (en) | Dynamic phase lock synchronizing method based on rapid positive-sequence and negative-sequence recognition | |
| Chandrasekaran et al. | Adaptive sampling period adjusted sliding DFT for synchronous reference frame PLL |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20190305 Termination date: 20200407 |