CN105680849A - Lookup table, lookup table circuit and programmable device - Google Patents
Lookup table, lookup table circuit and programmable device Download PDFInfo
- Publication number
- CN105680849A CN105680849A CN201511002422.3A CN201511002422A CN105680849A CN 105680849 A CN105680849 A CN 105680849A CN 201511002422 A CN201511002422 A CN 201511002422A CN 105680849 A CN105680849 A CN 105680849A
- Authority
- CN
- China
- Prior art keywords
- input
- output
- look
- control signal
- memory block
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17736—Structural details of routing resources
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17748—Structural details of configuration resources
Abstract
The invention provides a lookup table, a lookup table circuit and a programmable device. The lookup table comprises a basic lookup table units and one configuration unit; the basic lookup table units are of m-input m-output; the a basic lookup table units are connected in parallel; the output ends of the a basic lookup table units are respectively connected with one of n input ends of the configuration unit; the configuration unit is equipped with n output ends; the basic lookup table realizes b-input c-output according to a control signal. In application of the invention, at least two basic lookup table units are used; the high-input high-output design demand is satisfied; the lookup table provided by the invention is realized on a transistor level; compared with the existing mode of constructing multiple single-output lookup tables to generate a multi-input multi-output lookup table, the lookup table is smaller in area and rapider in speed; the performance is promoted; moreover, any b-input c-output can be realized through the control signal; the lookup table is simple in scheme and easy in operation; the function flexibility is greatly improved; the input output bandwidth can be selected flexibly; and the universality is high.
Description
Technical field
The present invention relates to IC design field, particularly relate to a kind of look-up table, lut circuits and programming device.
Background technology
Logical block in current programming device, the logical block based on multi-path choice selector, the logical block based on PLD (programmablelogicdevice, PLD) structure, the logical block three major types based on look-up table can be divided into. Based on the logical block of MUX, granularity is less, and time delay is better, but limited structure restriction own, functional mobility is poor; Based on the logical block of PLD configuration, realizing in the way of logical block, functional but area occupied is relatively big flexibly, also relatively slow with hourly velocity; Based on the logical block of look-up table, have the advantage of above two logical block, degree solves their problem encountered simultaneously.
But current used look-up table is all 1 output (being generally 4 inputs 1 to export), when needing the look-up table of height input height output, it is accomplished by using the lut circuits of multiple 1 output to build, take more interconnection resource and sequential resource, do not meet the demand of high design complexities in present Application Design, high design flexibility, high design performance, low design cost.
Therefore, those skilled in the art urgently provide a kind of look-up table, take interconnection resource and the more problem of sequential resource with what solve that existing use 1 exports that look-up table builds that high input height output look-up table exists.
Summary of the invention
The invention provides a kind of look-up table, lut circuits and programming device, export look-up table and build high input height output look-up table and take interconnection resource and the more problem of sequential resource solving existing use 1.
The invention provides a kind of look-up table, it includes a basic look-up table unit and 1 dispensing unit, basic look-up table unit is that m inputs m output, a basic look-up table unit is in parallel, and the outfan of the basic look-up table unit of a connects in n input of dispensing unit respectively, dispensing unit is provided with n outfan, and look-up table realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
Further, basic look-up table unit includes 2 inputs 2 and exports look-up table, and 2 input 2 output look-up tables include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
Further, 2 input 2 output look-up tables include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and the first memory block, the second memory block include 32 memory element respectively; Second logic switch, the first memory block, the first logic switch, the second memory block are sequentially connected with, and the output DO1 of the first memory block connects the input selecting switch and tristate logic switch, and the output DO0 of the second memory block connects the input selecting switch.
Further, first logic switch is controlled to open and close by control signal SN, second logic switch is controlled to open and close by control signal S, selects switch to be controlled to select output DO0 or DO1 by control signal EN, and tristate logic switch is controlled to choose whether to pass through DO1 by control signal EN.
Further, control signal S and control signal EN arranges content according to preset rules and a, b, c value, and preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
Further, a is 4, m be 2, n is 8, and look-up table is that 8 inputs 8 export look-up table.
The invention provides a kind of lut circuits for programming device, it includes a basic look-up table element circuit and 1 dispensing unit circuit, basic look-up table element circuit is that m inputs m output circuit, a basic look-up table element circuit is in parallel, and the outfan of the basic look-up table element circuit of a connects in n input of dispensing unit circuit respectively, dispensing unit circuit is provided with n outfan, and lut circuits realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
Further, basic look-up table element circuit includes 2 inputs 2 and exports lut circuits, and 2 input 2 output lut circuits include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
Further, 2 input 2 output lut circuits include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and the first memory block, the second memory block include 32 memory element respectively; Second logic switch, the first memory block, the first logic switch, the second memory block are sequentially connected with, and the output DO1 of the first memory block connects the input selecting switch and tristate logic switch, and the output DO0 of the second memory block connects the input selecting switch.
Further, first logic switch is controlled to open and close by control signal SN, second logic switch is controlled to open and close by control signal S, selects switch to be controlled to select output DO0 or DO1 by control signal EN, and tristate logic switch is controlled to choose whether to pass through DO1 by control signal EN.
Further, control signal S and control signal EN arranges content according to preset rules and a, b, c value, and preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
Further, a is 4, m be 2, n is 8, and lut circuits is that 8 inputs 8 export lut circuits.
The invention provides a kind of programming device, it includes lut circuits provided by the invention, lut circuits includes a basic look-up table element circuit and 1 dispensing unit circuit, basic look-up table element circuit is that m inputs m output circuit, a basic look-up table element circuit is in parallel, and the outfan of the basic look-up table element circuit of a connects in n input of dispensing unit circuit respectively, dispensing unit circuit is provided with n outfan, and look-up table realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
Further, also include control signal memory block, mode selecting unit and call unit, the control signal that control signal memory block is corresponding for storing the mode of operation realizing b input c output; Mode selecting unit is for selecting operation to determine current operation mode according to user, and call unit is for calling control signal corresponding with current operation mode in control signal memory block, and inputs to lut circuits.
Beneficial effects of the present invention:
The invention provides a kind of look-up table and realize circuit, look-up table is on circuit structure, use at least 2 basic look-up table unit, meet the design requirement of high input height output, from realizing whole chip functions angle, the present invention realizes on transistor level, compared with building, with the existing look-up table by multiple single outputs, the mode generating multiple-input and multiple-output look-up table, area is less, speed is faster, and improve performance, simultaneously, any b can be realized by control signal and input c output, scheme is succinct, easily operation, functional mobility is greatly improved, input and output bit wide can select flexibly, highly versatile. further, the control signal S and control signal EN that control basic look-up table unit arrange content according to preset rules and a, b, c value, preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output, the basic look-up table unit that such look-up table operationally just can as much as possible employ up to, utilization rate is high, data depth is big, changes more.
Accompanying drawing explanation
The structural representation of the look-up table that Fig. 1 provides for first embodiment of the invention;
The structural representation of the programming device that Fig. 2 provides for second embodiment of the invention;
The 8 input 8 output look-up table schematic diagrams that Fig. 3 provides for third embodiment of the invention;
The 8 input 8 output look-up table configuration figure that Fig. 4 provides for third embodiment of the invention;
The basic look-up table cell schematics that Fig. 5 provides for third embodiment of the invention;
The basic look-up table cellular construction figure that Fig. 6 provides for third embodiment of the invention.
Detailed description of the invention
Now in conjunction with the mode of accompanying drawing the present invention exported by detailed description of the invention and further annotate explanation.
First embodiment:
The structural representation of the look-up table that Fig. 1 provides for first embodiment of the invention, as shown in Figure 1, in the present embodiment, look-up table 1 provided by the invention includes a basic look-up table unit 11 (11-1 ... shown in Fig. 1,11-a) and 1 dispensing unit 12, basic look-up table unit 11 inputs m output for m, a basic look-up table unit is in parallel, and the outfan of the basic look-up table unit of a connects in n input of dispensing unit respectively, dispensing unit is provided with n outfan, and look-up table 1 realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
In certain embodiments, basic look-up table unit 11 in above-described embodiment includes 2 inputs 2 and exports look-up table, and 2 input 2 output look-up tables 2 include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
In certain embodiments, 2 input 2 output look-up tables in above-described embodiment include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and the first memory block, the second memory block include 32 memory element respectively; Second logic switch, the first memory block, the first logic switch, the second memory block are sequentially connected with, and the output DO1 of the first memory block connects the input selecting switch and tristate logic switch, and the output DO0 of the second memory block connects the input selecting switch.
In certain embodiments, the first logic switch in above-described embodiment is controlled to open and close by control signal SN, second logic switch is controlled to open and close by control signal S, selecting switch to be controlled to select output DO0 or DO1 by control signal EN, tristate logic switch is controlled to choose whether to pass through DO1 by control signal EN.
In certain embodiments, control signal S and control signal EN in above-described embodiment arrange content according to preset rules and a, b, c value, and preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
In certain embodiments, a in above-described embodiment is 4, m be 2, n is 8, and look-up table 1 is that 8 inputs 8 export look-up table.
So that the present invention is in programming device, the invention provides a kind of lut circuits for programming device, it includes a basic look-up table element circuit and 1 dispensing unit circuit, basic look-up table element circuit is that m inputs m output circuit, a basic look-up table element circuit is in parallel, and the outfan of the basic look-up table element circuit of a connects in n input of dispensing unit circuit respectively, dispensing unit circuit is provided with n outfan, and lut circuits realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
In certain embodiments, basic look-up table element circuit in above-described embodiment includes 2 inputs 2 and exports lut circuits, 2 input 2 output lut circuits include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
In certain embodiments, 2 input 2 output lut circuits in above-described embodiment include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and the first memory block, the second memory block include 32 memory element respectively; Second logic switch, the first memory block, the first logic switch, the second memory block are sequentially connected with, and the output DO1 of the first memory block connects the input selecting switch and tristate logic switch, and the output DO0 of the second memory block connects the input selecting switch.
In certain embodiments, the first logic switch in above-described embodiment is controlled to open and close by control signal SN, second logic switch is controlled to open and close by control signal S, selecting switch to be controlled to select output DO0 or DO1 by control signal EN, tristate logic switch is controlled to choose whether to pass through DO1 by control signal EN.
In certain embodiments, control signal S and control signal EN in above-described embodiment arrange content according to preset rules and a, b, c value, and preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
In certain embodiments, a in above-described embodiment is 4, m be 2, n is 8, and lut circuits is that 8 inputs 8 export lut circuits.
Second embodiment:
The structural representation of the programming device that Fig. 2 provides for second embodiment of the invention, as shown in Figure 2, in the present embodiment, programming device 2 provided by the invention includes lut circuits 21, lut circuits 21 includes a basic look-up table element circuit 211 (211-1, ..., 211-a) and 1 dispensing unit circuit 212, basic look-up table element circuit 211 inputs m output circuit for m, a basic look-up table element circuit 211 is in parallel, and the outfan of the basic look-up table element circuit 211 of a connects in n input of dispensing unit circuit 212 respectively, dispensing unit circuit 212 is provided with n outfan, look-up table realizes b according to control signal and inputs c output, wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
As shown in Figure 2, in certain embodiments, programming device 2 in above-described embodiment also includes control signal memory block 22, mode selecting unit 23 and call unit 24, the control signal that control signal memory block 22 is corresponding for storing the mode of operation realizing b input c output; Mode selecting unit 23 is for selecting operation to determine current operation mode according to user, and call unit 24 is for calling control signal corresponding with current operation mode in control signal memory block, and inputs to lut circuits 21.
In conjunction with concrete application scenarios the present invention done and further annotate explanation.
3rd embodiment:
Look-up table provided by the invention is while the design requirement of satisfied high input height output, input and output bit wide can also be selected flexibly, from realizing whole chip functions angle, the present invention realizes on transistor level, compared with building, with the existing look-up table needed multiple single outputs, the look-up table building mode generating multiple-input and multiple-output look-up table, area is less, speed is faster, and improve performance, simultaneously, can realizing any b by control signal and input c output, scheme is succinct, easily operate, functional mobility is greatly improved, highly versatile. In order to make application more convenient, consider from technology application angle, for carrying out under the application scenarios of data displacement for unit according to 1 byte (8-bit), all kinds of cryptographic algorithm such as such as AES, TDEA etc., it needs the look-up table of 8 input 8 outputs, therefore, the present embodiment specifically provides the look-up table of a kind of 8 input 8 outputs, along with technical development, if desired higher look-up table, it is possible to the present invention is extended, it is achieved 16 input 16 outputs etc., it is identical that its realization mechanism inputs 8 outputs with the 8 of the present embodiment, is not repeating one by one.
The present embodiment for design complexities high in Application Design, high design flexibility, high design performance, low design cost application demand, devise the LUT (Look-Up-Table of 8 input 8 outputs, look-up table), meet the design requirement of different levels simultaneously. Pass through simple programming, 8 inputs 1 can be realized export to 8 LUT inputting 8 outputs, 7 input 1 outputs input 7 LUT exported to 7,6 input 1 outputs input 6 LUT exported to 6,5 input 1 outputs input 5 LUT exported to 5,4 input 1 outputs input 4 LUT exported to 4,3 input 1 outputs input 3 LUT exported to 3,2 input 1 outputs input 2 LUT exported to 2, and 1 input 1 output LUT, thus from the angle of demand, farthest while improving design performance, also reducing design cost.
By the present embodiment, LUT has 8 outputs, meets user's application demand to height input height output, and improves performance; Realizing on transistor level, from realizing whole chip functions angle, area is less, and speed is faster; Having only to that programmable logic cells carries out configuration design can according to different designing requirement, it is possible to achieve different input numbers and output number (output≤input), and scheme is succinct, easily operation, functional mobility are greatly improved; Consider from technology application angle, for carrying out under the application scenarios of data displacement for unit according to 1 byte (8-bit), 8 inputs that this patent realizes, the look-up table LUT8-8 of 8 outputs, be best Unit selection, and 1 this type look-up table LUT can realize data displacement. If the look-up table LUT adopting other forms realizes, such as, in FPGA device modal 4 input 1 output look-up table LUT4-1, the LUT4-1 quantity that so equivalence conversion is required is 4, LUT8-8 look-up table is compared with the circuit realiration result of LUT4-1 look-up table, under 65nmCMOS technique, circuit speed performance will at least promote 50%, area will at least decline 30%.
As it is shown on figure 3, look-up table provided by the invention comprises input and the output of one 8 and some control signals; By the different configurations of control signal, it is possible to achieve different functions, control signal is as shown in table 1 below, and its control signal includes S, EN, CFG, and " the entering " in table 1 is exactly the input that the application relates to, and " going out " is exactly the output that the application relates to. Present embodiments providing one 8 input 8 output look-up tables, maximum from present conventional look-up table different have 2 places: it has 8 outputs, thus meeting some to apply the demand to multi output, such as codon substitutions; 2, it does not fix 8 outputs, it is possible to more the number of application minimizing output meets the demand of user's design.
As shown in Figure 4,8 input 8 output look-up tables provided by the invention include 4 identical basic look-up table unit 11 (11-1,11-2,11-3,11-4) and dispensing unit 12, basic look-up table unit 11 is that 2 inputs 2 export look-up table, and its concrete schematic diagram and structure are as shown in Figure 5 and Figure 6.
In actual applications, dispensing unit 12, control the number of input/output signal, with reference to shown in table 1, it is possible to achieve 1 input 1 output etc., specific as follows:
1 input 1 output: as S<0>when being 0, DI0 turns on; EN<0>it is 1, DO0 output; Control signal CFG<2:0>when being 000, OUT<7:0>=DO0.
Table 1
2 input 2 outputs: as S<0>, S<1>when being 0, DI0 and DI2 turns on; As EN<0>, EN<1>when being 1, DO0 and DO2 exports, as CFG<2:0>when being 001, OUT=(DO0, DO2).
3 input 3 outputs: as S<0>, S<1>, S<2>when being 0, DI0, DI2 and DI4 turn on; As EN<0>, EN<1>and EN<2>when being 1, DO0, DO2 and DO4 export, as CFG<2:0>when being 010, OUT<7:0>=(DO0, DO2, DO4).
4 input 4 outputs: as S<0>, S<1>, S<2>, S<3>when being 0, DI0, DI2, DI4 and DI6 conducting; As EN<0>, EN<1>, EN<2>, EN<3>when being 1, DO0, DO2, DO4 and DO6 output, as CFG<2:0>when being 011, OUT<7:0>=(DO0, DO2, DO4, DO6).
5 input 5 outputs: as S<0>be 1, S<1>, S<2>, S<3>when being 0, DI0, DI1, DI2, DI4 and DI6 conducting; As EN<0>, EN<1>, EN<2>, EN<3>when being 1, DO0, DO1, DO2, DO4 and DO6 output, as CFG<2:0>when being 100, OUT<7:0>=(DO0, DO1, DO2, DO4, DO6).
6 input 6 outputs: as S<0>, S<1>be 1, S<2>, S<3>when being 0, DI0, DI1, DI2, DI3, DI4 and DI6 conducting; As EN<0>, EN<1>be 0, EN<2>, EN<3>when being 1, DO0, DO1, DO2, DO3, DO4 and DO6 output, as CFG<2:0>when being 101, OUT<7:0>=(DO0, DO1, DO2, DO3, DO4, DO6).
7 input 7 outputs: as S<0>, S<1>, S<2>be 1, S<3>when being 0, DI0, DI1, DI2, DI3, DI4, DI5 and DI6 conducting; As EN<0>, EN<1>, EN<2>be 0, EN<3>when being 1, DO0, DO1, DO2, DO3, DO4, DO5 and DO6 output, as CFG<2:0>when being 110, OUT<7:0>=(DO0, DO1, DO2, DO3, DO4, DO5, DO6).
8 input 8 outputs: as S<0>, S<1>, S<2>, S<3>when being 0, DI0, DI1, DI2, DI3, DI4, DI5 and DI6 conducting; As EN<0>, EN<1>, EN<2>, EN<3>when being 0, DO0, DO1, DO2, DO3, DO4, DO5, DO6 and DO7 output, as CFG<2:0>when being 111, OUT<7:0>=(DO0, DO1, DO2, DO3, DO4, DO5, DO6, DO7).
As shown in Table 1, control signal S and control signal EN arranges content according to preset rules and a, b, c value, preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output, the basic look-up table unit that such look-up table operationally just can employ up to, utilization rate is high, data depth is big, changes more. Such as when needs 2 input 2 output, if only using a basic look-up table unit, the highest only corresponding 32 memory element of each input and output, data bit is only 32, if using two basic look-up table unit, the highest corresponding 64 memory element of each input and output, data bit can be 64, compared with the mode only using a basic look-up table unit, data depth is big, just can realizing more change, other situations are similar, repeat no more.
As it is shown in figure 5, basic look-up table unit 11 comprises 6 bit address lines, 2 bit data input and outputs, and control signal S and EN. It can realize the LUT that the degree of depth is 32 and 64 respectively, when the degree of depth is 32, it is achieved 2 input 2 outputs or 2 input 1 outputs; When the degree of depth is 64, it is achieved 1 input 1 output. The memory element of 64 is divided into two parts by the value according to highest order. When highest order is 0, corresponding memory element is LUT_ROM<31:0>; It is that corresponding memory element is LUT_ROM<63:32 when highest order is 1>, as shown in Figure 6.
As shown in Figure 6, basic look-up table unit 11 is for 11-1, comprising: the first memory block R1, the second memory block R2, the first logic switch K1, the second logic switch K2, select switch K3 and tristate logic switch K4, the first memory block R1, the second memory block R2 to include 32 memory element respectively; Second logic switch K2, the first memory block R1, the first logic switch K1, the second memory block are sequentially connected with R2, the output DO1 of the first memory block R1 connects the input selecting switch K3 and tristate logic switch K4, and the output DO0 of the second memory block R2 connects the input selecting switch K3. First logic switch K1 is controlled to open and close by control signal SN, second logic switch K2 is controlled to open and close by control signal S, selecting switch K3 to be controlled to select output DO0 or DO1 by control signal EN, tristate logic switch K4 is controlled to choose whether to pass through DO1 by control signal EN.
When S is 0, SN is 1, and the first logic switch K1 closes, the second logic switch K2 conducting; DI0 flows out through the second memory block R2DO0, and DI1 flows out from DO1 through the first memory block R1; If EN is 0, then DO0 and DO1 is from selecting switch K3 and tristate logic switch K4 to flow out respectively; If EN is 1, then by the outflow selecting switch K3 to select DO0 and DO1.
When S is 1, SN is 0, the first logic switch K1 conducting, and the second logic switch K2 closes; At this moment DI1 cannot input the first memory block R1, DI0 through the first memory block R1 and the second memory block R2, exports from DO0 and DO1; At this moment, EN is necessary for 1, and by selecting switch K3 to select output, if EN is 0, then function is invalid.
In actual applications, look-up table provided by the invention is not only suitable for FPGA device, applies also for all programming devices using LUT, the present invention is possible not only to realize the basic function in table 1, can also pass through to increase the number of the control signal CFG of dispensing unit, realize 2 inputs 1 to export, 3 input 2 outputs, 3 input 1 outputs, 4 input 3 outputs, 4 input 2 outputs, 4 input 1 outputs, 5 input 4 outputs, 5 input 3 outputs, 5 input 2 outputs, 5 input 1 outputs, 6 input 5 outputs, 6 input 4 outputs, 6 input 3 outputs, 6 input 2 outputs, 6 input 1 outputs, 7 input 6 outputs, 7 input 5 outputs, 7 input 4 outputs, 7 input 3 outputs, 7 input 2 outputs, 7 input 1 outputs, 7 outputs are inputted with 8, 8 input 6 outputs, 8 input 5 outputs, 8 input 4 outputs, 8 input 3 outputs, 8 input 2 outputs, 8 input 1 outputs.
In summary, by the enforcement of the present invention, at least there is following beneficial effect:
The invention provides a kind of look-up table and realize circuit, on circuit structure, use at least 2 basic look-up table unit, meet the design requirement of high input height output, from realizing whole chip functions angle, the present invention realizes on transistor level, compared with building, with the existing look-up table by multiple single outputs, the mode generating multiple-input and multiple-output look-up table, area is less, speed is faster, and improve performance, simultaneously, any b can be realized by control signal and input c output, scheme is succinct, easily operation, functional mobility is greatly improved, input and output bit wide can select flexibly, highly versatile.
Further, the control signal S and control signal EN that control basic look-up table unit arrange content according to preset rules and a, b, c value, preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output, the basic look-up table unit that such look-up table operationally just can employ up to, utilization rate is high, data depth is big, changes more.
Further, consider from technology application angle, under the application scenarios replace for unit line of input data according to 1 byte (8-bit), the look-up table LUT8-8 that 8 inputs 8 that this patent realizes export, being best Unit selection, 1 this type look-up table LUT can realize. If the look-up table LUT adopting other forms realizes, such as, in FPGA device modal 4 input 1 output look-up table LUT4-1, the LUT4-1 quantity that so equivalence conversion is required is 4, LUT8-8 look-up table is compared with the circuit realiration result of LUT4-1 look-up table, under 65nmCMOS technique, circuit speed performance will at least promote 50%, area will at least decline 30%.
Below it is only the specific embodiment of the present invention; not the present invention is done any pro forma restriction; every any simple modification, equivalent variations, combination or modification embodiment of above done according to the technical spirit of the present invention, all still falls within the protection domain of technical solution of the present invention.
Claims (14)
1. a look-up table, it is characterized in that, including a basic look-up table unit and 1 dispensing unit, described basic look-up table unit is that m inputs m output, described a basic look-up table unit is in parallel, and the outfan of described a basic look-up table unit connects in n input of described dispensing unit respectively, described dispensing unit is provided with n outfan, and described look-up table realizes b input c according to control signal and exports; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
2. look-up table as claimed in claim 1, it is characterized in that, described basic look-up table unit includes 2 inputs 2 and exports look-up table, described 2 input 2 output look-up tables include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
3. look-up table as claimed in claim 2, it is characterized in that, described 2 input 2 output look-up tables include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and described first memory block, the second memory block include 32 memory element respectively; Described second logic switch, described first memory block, described first logic switch, described second memory block are sequentially connected with, the output DO1 of described first memory block connects the described input selecting switch and described tristate logic switch, and the output DO0 of described second memory block connects the described input selecting switch.
4. look-up table as claimed in claim 3, it is characterized in that, described first logic switch is controlled to open and close by control signal SN, described second logic switch is controlled to open and close by control signal S, described selection switchs by control signal EN control selection output DO0 or DO1, and described tristate logic switch is chosen whether to pass through DO1 by control signal EN control.
5. look-up table as claimed in claim 2, it is characterised in that described control signal S and control signal EN arranges content according to preset rules and a, b, c value, described preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
6. the look-up table as described in any one of claim 1 to 5, it is characterised in that described a is 4, m be 2, n is 8, and described look-up table is that 8 inputs 8 export look-up table.
7. the lut circuits for programming device, it is characterized in that, including a basic look-up table element circuit and 1 dispensing unit circuit, described basic look-up table element circuit is that m inputs m output circuit, described a basic look-up table element circuit is in parallel, and the outfan of described a basic look-up table element circuit connects in n input of described dispensing unit circuit respectively, described dispensing unit circuit is provided with n outfan, and described lut circuits realizes b according to control signal and inputs c output; Wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
8. lut circuits as claimed in claim 7, it is characterized in that, described basic look-up table element circuit includes described 2 input 2 output lut circuits, described 2 input 2 output lut circuits include 6 bit address lines, 2 bit data input and output, under the control of control signal S and control signal EN, read data according to input data signal, and export.
9. lut circuits as claimed in claim 8, it is characterized in that, described 2 input 2 output lut circuits include the first memory block, the second memory block, the first logic switch, the second logic switch, select switch and tristate logic switch, and described first memory block, the second memory block include 32 memory element respectively; Described second logic switch, described first memory block, described first logic switch, described second memory block are sequentially connected with, the output DO1 of described first memory block connects the described input selecting switch and described tristate logic switch, and the output DO0 of described second memory block connects the described input selecting switch.
10. lut circuits as claimed in claim 9, it is characterized in that, described first logic switch is controlled to open and close by control signal SN, described second logic switch is controlled to open and close by control signal S, described selection switchs by control signal EN control selection output DO0 or DO1, and described tristate logic switch is chosen whether to pass through DO1 by control signal EN control.
11. lut circuits as claimed in claim 8, it is characterised in that described control signal S and control signal EN arranges content according to preset rules and a, b, c value, described preset rules includes employing up to the basic look-up table unit of quantity and realizes b input c output.
12. the lut circuits as described in any one of claim 7 to 11, it is characterised in that described a is 4, m be 2, n is 8, and described lut circuits is that 8 inputs 8 export lut circuits.
13. a programming device, it is characterized in that, including the lut circuits as described in any one of claim 7 to 12, described lut circuits includes a basic look-up table element circuit and 1 dispensing unit circuit, described basic look-up table element circuit is that m inputs m output circuit, described a basic look-up table element circuit is in parallel, and the outfan of described a basic look-up table element circuit connects in n input of described dispensing unit circuit respectively, described dispensing unit circuit is provided with n outfan, described look-up table realizes b according to control signal and inputs c output, wherein, n=a*m, a, m, n >=2, c≤b≤n, and a, b, c, m, n be positive integer.
14. programming device as claimed in claim 13, it is characterised in that also include control signal memory block, mode selecting unit and call unit, the control signal that described control signal memory block is corresponding for storing the mode of operation realizing b input c output; Described mode selecting unit is for selecting operation to determine current operation mode according to user, and described call unit is for calling control signal corresponding with described current operation mode in described control signal memory block, and inputs to described lut circuits.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201511002422.3A CN105680849B (en) | 2015-12-28 | 2015-12-28 | Lookup table, lookup table circuit and programmable device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201511002422.3A CN105680849B (en) | 2015-12-28 | 2015-12-28 | Lookup table, lookup table circuit and programmable device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105680849A true CN105680849A (en) | 2016-06-15 |
| CN105680849B CN105680849B (en) | 2020-05-15 |
Family
ID=56189623
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201511002422.3A Active CN105680849B (en) | 2015-12-28 | 2015-12-28 | Lookup table, lookup table circuit and programmable device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105680849B (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110780181A (en) * | 2018-07-12 | 2020-02-11 | 北京松果电子有限公司 | Lookup table generation method, device and system |
| CN115454378A (en) * | 2022-09-01 | 2022-12-09 | 深圳市紫光同创电子有限公司 | Lookup table circuit |
| CN116894413A (en) * | 2023-09-05 | 2023-10-17 | 苏州异格技术有限公司 | Logic mapping method, device, equipment and storage medium based on hardware |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1462507A (en) * | 2001-05-16 | 2003-12-17 | 皇家菲利浦电子有限公司 | Reconfigurable logic device |
| US7215138B1 (en) * | 2005-06-14 | 2007-05-08 | Xilinx, Inc. | Programmable lookup table with dual input and output terminals in shift register mode |
| US7265576B1 (en) * | 2005-06-14 | 2007-09-04 | Xilinx, Inc. | Programmable lookup table with dual input and output terminals in RAM mode |
| CN101865977A (en) * | 2010-05-27 | 2010-10-20 | 复旦大学 | Traversal test method of configurable logic block (CLB) of field programmable gate array (FPGA) based on look-up table structure |
| CN101963982A (en) * | 2010-09-27 | 2011-02-02 | 清华大学 | Method for managing metadata of redundancy deletion and storage system based on location sensitive Hash |
| CN102227765A (en) * | 2008-11-28 | 2011-10-26 | 株式会社半导体能源研究所 | Display device and electronic device including same |
| CN104584215A (en) * | 2012-08-16 | 2015-04-29 | 吉林克斯公司 | An integrated circuit having improved radiation immunity |
| CN104579352A (en) * | 2015-02-12 | 2015-04-29 | 中国科学技术大学 | Device and method for converting codes from thermometer codes to binary codes based on FPGA |
-
2015
- 2015-12-28 CN CN201511002422.3A patent/CN105680849B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1462507A (en) * | 2001-05-16 | 2003-12-17 | 皇家菲利浦电子有限公司 | Reconfigurable logic device |
| US20040145942A1 (en) * | 2001-05-16 | 2004-07-29 | Katarzyna Leijten-Nowak | Reconfigurable logic device |
| US7215138B1 (en) * | 2005-06-14 | 2007-05-08 | Xilinx, Inc. | Programmable lookup table with dual input and output terminals in shift register mode |
| US7265576B1 (en) * | 2005-06-14 | 2007-09-04 | Xilinx, Inc. | Programmable lookup table with dual input and output terminals in RAM mode |
| CN102227765A (en) * | 2008-11-28 | 2011-10-26 | 株式会社半导体能源研究所 | Display device and electronic device including same |
| CN101865977A (en) * | 2010-05-27 | 2010-10-20 | 复旦大学 | Traversal test method of configurable logic block (CLB) of field programmable gate array (FPGA) based on look-up table structure |
| CN101963982A (en) * | 2010-09-27 | 2011-02-02 | 清华大学 | Method for managing metadata of redundancy deletion and storage system based on location sensitive Hash |
| CN104584215A (en) * | 2012-08-16 | 2015-04-29 | 吉林克斯公司 | An integrated circuit having improved radiation immunity |
| CN104579352A (en) * | 2015-02-12 | 2015-04-29 | 中国科学技术大学 | Device and method for converting codes from thermometer codes to binary codes based on FPGA |
Cited By (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110780181A (en) * | 2018-07-12 | 2020-02-11 | 北京松果电子有限公司 | Lookup table generation method, device and system |
| CN115454378A (en) * | 2022-09-01 | 2022-12-09 | 深圳市紫光同创电子有限公司 | Lookup table circuit |
| CN115454378B (en) * | 2022-09-01 | 2023-07-18 | 深圳市紫光同创电子有限公司 | Lookup table circuit |
| CN116894413A (en) * | 2023-09-05 | 2023-10-17 | 苏州异格技术有限公司 | Logic mapping method, device, equipment and storage medium based on hardware |
| CN116894413B (en) * | 2023-09-05 | 2023-12-05 | 苏州异格技术有限公司 | Logic mapping method, device, equipment and storage medium based on hardware |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105680849B (en) | 2020-05-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7532032B2 (en) | Configurable circuits, IC's, and systems | |
| CN105680849A (en) | Lookup table, lookup table circuit and programmable device | |
| CN104933008B (en) | Reconfigurable system and reconfigurable array structure and its application | |
| US7208975B1 (en) | SERDES with programmable I/O architecture | |
| CN103762974B (en) | Multi-functional configurable six input look-up table configuration | |
| CN105187050B (en) | A kind of five configurable input lut circuits | |
| CN102163247A (en) | Array structure of reconfigurable operators | |
| US9779785B2 (en) | Computer architecture using compute/storage tiles | |
| CN105164921A (en) | Fine-grained power gating in FPGA interconnects | |
| CN103632726B (en) | Data shift register circuit based on programmable basic logic unit | |
| CN105391443B (en) | Logic cell for programmable logic device | |
| CN103559161B (en) | A kind of bus many width change-over circuit for FPGA configuration | |
| CN103809769A (en) | BLOCKRAM cascade connection achieving structure | |
| US9754644B2 (en) | Extensible configurable FPGA storage structure and FPGA device | |
| CN101582689A (en) | Counter for semiconductor device | |
| CN208820815U (en) | Reconfigurable routing crossover network based on three-level Clos framework | |
| KR20180116117A (en) | Logic block architecture for programmable gate array | |
| CN203909724U (en) | BLOCK RAM cascade realizing structure | |
| CN105610428B (en) | A kind of programmable logic cells based on and-or inverter structure | |
| US7132847B1 (en) | Programmable slew rate control for differential output | |
| CN105471422B (en) | The programmed logical module of integrated auxiliary logic arithmetic element | |
| CN103631754A (en) | Programmable signal processing unit | |
| CN105874713B (en) | A kind of expansible configurable logic element and FPGA device | |
| CN104681092A (en) | Shifting register structure based on programmable memory unit | |
| CN102568581B (en) | A kind of laddering code translator being applicable to programmable storage |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |