CN105652115A - Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system - Google Patents
Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system Download PDFInfo
- Publication number
- CN105652115A CN105652115A CN201511008803.2A CN201511008803A CN105652115A CN 105652115 A CN105652115 A CN 105652115A CN 201511008803 A CN201511008803 A CN 201511008803A CN 105652115 A CN105652115 A CN 105652115A
- Authority
- CN
- China
- Prior art keywords
- mainboard
- program
- test program
- test
- mastery routine
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F8/00—Arrangements for software engineering
- G06F8/60—Software deployment
- G06F8/61—Installation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
The invention relates to a mainboard testing method, a mainboard testing system, a mainboard program installing method and a mainboard program installing system, wherein the mainboard testing method comprises the following steps of installing a testing program on a testing program subarea of a main board memory in installing a main program on the mainboard, wherein the testing program subarea is independent from the subarea for storing the main program; in testing the mainboard, calling the testing program for testing the mainboard through a preinstalled guiding program, wherein the guiding program is stored in the guiding subarea of the main board memory; and after testing of the mainboard, existing the testing program through the guiding program, and existing the guiding program. According to the mainboard testing method, the mainboard testing system, the mainboard program installing method and the mainboard program installing system, through respectively installing the main program and the testing program on mainboard memories which are independent from each other, in testing the mainboard, the testing program which is installed in the testing program subarea of the mainboard memory through the preinstalled guiding program for testing the mainboard, thereby effectively improving mainboard testing efficiency.
Description
Technical field
The present invention relates to field tests, particularly relate to a kind of motherboard test method and system, mainboard program installation method and system thereof.
Background technology
Before electronic product puts goods on the market, it is necessary to the function of electronic product is tested, to guarantee that the function that the electronic product put goods on the market is preset can normally use.
The mainboard test of current various electronic product is required for build-in-test program, and specific practice is: be embedded into by test program in the mastery routine controlling electronic product, when mainboard is tested, directly runs mastery routine and just can electronic product be tested; When test terminates, the mastery routine of electronic product still can be used to realize normal function, decreases the workload of developer.
But, the existing method that electronic product is tested, owing to test program is embedded in mastery routine, when running mastery routine and the mainboard of electronic product being tested, it is possible to can destroy mastery routine, and then have influence on electronic product and use function normally; Furthermore, when mastery routine to be carried out maintenance upgrade by the later stage, it is necessary to significant care, otherwise, not only can destroy mastery routine, even can affect the function of the test program that mastery routine embeds.
In sum, existing method of testing is limited to the mastery routine impact on test program, causes that test process is complicated, and testing efficiency is relatively low.
Summary of the invention
Based on this, it is necessary to for the technical problem that existing method of testing is inefficient, it is provided that a kind of motherboard test method and system, mainboard program installation method and system thereof.
A kind of motherboard test method, comprises the steps:
When mastery routine is installed to mainboard, test program is installed in the test program subregion of mainboard internal memory; Wherein, test program subregion is separate with the subregion of mastery routine storage;
When mainboard is tested, call described test program by the bootstrap pre-installed and mainboard is tested; Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
After mainboard is completed, exit test program, escape leading program by described bootstrap.
Above-mentioned motherboard test method, mastery routine and test program are separately mounted in separate mainboard internal memory, when mainboard is detected, without test program is embedded in mastery routine, the test program of the test program subregion being installed on mainboard internal memory is called by the bootstrap pre-installed, described mainboard is tested, is effectively improved the testing efficiency of mainboard.
Wherein in an embodiment, the motherboard test method of the present invention, it is also possible to including:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is used for storing user program, user data, and provides the spatial cache run needed for mastery routine or test program.
Above-mentioned motherboard test method, after mainboard is tested, when mainboard powers on next time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
Wherein in an embodiment, the motherboard test method of the present invention, after the step that mainboard is tested, it is also possible to including:
Described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test;
Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned motherboard test method, by test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the motherboard test method of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
A kind of mainboard program installation method, comprises the steps:
Mastery routine is installed in the mastery routine subregion of mainboard internal memory;
Test program is installed in the test program subregion of mainboard internal memory;
Call described test program by the bootstrap pre-installed mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
Above-mentioned mainboard program installation method, by mastery routine being installed in the mastery routine subregion of mainboard internal memory, test program is installed in the test program subregion of mainboard internal memory, calls described test program by the bootstrap pre-installed and mainboard is tested or starts mastery routine. By technique scheme, mastery routine and test program are arranged in different mainboard internal memories, when mastery routine or test program are revised, unaffected each other, be conducive to improving the speed of service of mainboard program.
Wherein in an embodiment, the mainboard program installation method of the present invention, it is also possible to including:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is for storing user program, user data and running the spatial cache needed for mastery routine or test program.
Above-mentioned motherboard test method, after mainboard is tested, when mainboard powers on next time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
Wherein in an embodiment, the mainboard program installation method of the present invention, after the described step that mainboard is tested, it is also possible to including:
Described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test;
Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned motherboard test method, by test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the mainboard program installation method of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
A kind of main board testing system, including:
Installing module, test program, when mastery routine is installed to mainboard, is installed in the test program subregion of mainboard internal memory by user; Wherein, test program subregion is separate with the subregion of mastery routine storage;
Test module, for when mainboard is tested, calling described test program by the bootstrap pre-installed and mainboard tested; Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
Exit module, for, after mainboard is tested, exiting test program, escape leading program by described bootstrap.
Above-mentioned motherboard test method, mastery routine and test program are separately mounted in separate mainboard internal memory, when mainboard is detected, without test program is embedded in mastery routine, the test program of the test program subregion being installed on mainboard internal memory is called by the bootstrap pre-installed, described mainboard is tested, is effectively improved the testing efficiency of mainboard.
A kind of mainboard program installation system, including:
First installs module, for being installed in the mastery routine subregion of mainboard internal memory by mastery routine;
Second installs module, for being installed in the test program subregion of mainboard internal memory by test program;
Calling module, calls described test program for the bootstrap by pre-installing and mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
Above-mentioned mainboard program installation system, by first, module is installed and mastery routine is installed in the mastery routine subregion of mainboard internal memory, by second, module is installed and test program is installed in the test program subregion of mainboard internal memory, utilize the bootstrap of prepackage to call described test program by calling module and mainboard is tested or starts mastery routine. By technique scheme, mastery routine and test program are arranged in different mainboard internal memories, when mastery routine or test program are revised, unaffected each other, be conducive to improving the speed of service of mainboard program.
Accompanying drawing explanation
Fig. 1 is the flow chart of the motherboard test method of one embodiment of the present of invention;
Fig. 2 is the flow chart of the motherboard test method of an alternative embodiment of the invention;
Fig. 3 is mainboard program storage schematic diagram;
Fig. 4 is the flow chart of the mainboard program installation method of one embodiment of the present of invention;
Fig. 5 is the flow chart of the mainboard program installation method of one embodiment of the present of invention;
Fig. 6 is the structural representation of the main board testing system of one embodiment of the present of invention;
Fig. 7 is the structural representation of the main board testing system of an alternative embodiment of the invention;
Fig. 8 is the structural representation of the mainboard program installation system of one embodiment of the present of invention;
Fig. 9 is the structural representation of the mainboard program installation system of an alternative embodiment of the invention.
Detailed description of the invention
In order to further set forth the effect of technological means that the present invention takes and acquirement, below in conjunction with accompanying drawing and preferred embodiment, to technical scheme, carry out clear and complete description.
As it is shown in figure 1, the flow chart of the motherboard test method that Fig. 1 is one embodiment of the present of invention, comprise the steps:
Step S101: when mastery routine is installed to mainboard, is installed in the test program subregion of mainboard internal memory by test program; Wherein, test program subregion is separate with the subregion of mastery routine storage;
In this step, it is different from and existing test program is embedded in mastery routine, but test program is installed to the test program subregion separate with the subregion storing mastery routine, it is to avoid influencing each other of test program and mastery routine.
Step S102: when mainboard is tested, calls described test program by the bootstrap pre-installed and mainboard is tested; Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
Step S103: after mainboard is completed, exits test program, escape leading program by described bootstrap.
Above-mentioned motherboard test method, mastery routine and test program are separately mounted in separate mainboard internal memory, when mainboard is detected, called the test program of the test program subregion being installed on mainboard internal memory by the bootstrap pre-installed, described mainboard is tested. It is different from and existing test program is embedded in mastery routine, the motherboard test method of the present invention, by separately installed for test program in the test program subregion separate with the subregion that mastery routine stores, when mainboard is tested by needs, call test program either directly through bootstrap, be effectively improved the testing efficiency of mainboard.
Wherein in an embodiment, the motherboard test method of the present invention, it is also possible to comprise the steps:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is for storing user program, user data and running the spatial cache needed for mastery routine or test program.
Above-mentioned motherboard test method, after mainboard is tested, when mainboard powers on next time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
In another embodiment, the motherboard test method of the present invention, after the step that mainboard is tested, it is also possible to comprise the steps:
Described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test; Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned motherboard test method, by test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the motherboard test method of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
As in figure 2 it is shown, the flow chart of the motherboard test method that Fig. 2 is an alternative embodiment of the invention, in the present embodiment, motherboard test method comprises the steps:
Step S201: mainboard to be tested is powered on, and by the bootstrap of mainboard internal memory, motherboard hardware is initialized;
Step S202: judge whether mainboard to be tested enters test pattern by bootstrap;
Step S203: if mainboard to be tested be introduced into test pattern, entering mastery routine by bootstrap, test terminates;
Step S204: if mainboard to be measured enters factory test mode, start production test program by bootstrap;
Step S205: start motherboard hardware to be tested is tested;
Step S206: after being completed, resets to mainboard, and arranges marker bit for described mainboard, completes test.
Above-mentioned motherboard test method, by calling the test program being stored in mainboard test program subregion, tests described mainboard. It is different from and existing test program is embedded in mastery routine, the motherboard test method of the present invention, test program is stored in the test program subregion separate with the subregion of mastery routine storage, when mainboard is tested by needs, call test program either directly through bootstrap, be effectively improved the testing efficiency of mainboard.
As shown in Figure 3, Fig. 3 is the program storage model schematic of the motherboard test method of one embodiment of the present of invention, and the flash memory Flash of mainboard includes: bootloader (guides and load) subregion, mastery routine subregion, user data space and test program subregion. Bootloader subregion is for storing the bootstrap of mainboard, and described bootstrap is for guiding the initialization of motherboard hardware and the startup of mastery routine and test program; Mastery routine subregion is for storing the mastery routine of mainboard, and described mastery routine is for realizing the control program of main board function; Described user data space is to leave the space that user uses for, such as installs a new opplication on mainboard, downloads the file into mainboard, buffer zone during mastery routine upgrading; Described test program subregion is for storing the test program of mainboard, and described test program is for user's upgrading to terminal unit mainboard after mainboard is tested and dispatched from the factory.
As shown in Figure 4, Fig. 4 is the flow chart of the mainboard program installation method of one embodiment of the present of invention, in the present embodiment, the mainboard program installation method of the present invention, comprise the steps:
Step S301: mastery routine is installed in the mastery routine subregion of mainboard internal memory;
Step S302: test program is installed in the test program subregion of mainboard internal memory;
Step S303: call described test program by the bootstrap pre-installed and mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
Above-mentioned mainboard program installation method, by mastery routine being installed in the mastery routine subregion of mainboard internal memory, test program is installed in the test program subregion of mainboard internal memory, calls described test program by the bootstrap pre-installed and mainboard is tested or starts mastery routine. By technique scheme, mastery routine and test program are arranged in different mainboard internal memories, when mastery routine or test program are revised, unaffected each other, be conducive to improving the speed of service of mainboard program.
Wherein in an embodiment, the mainboard program installation method of the present invention, it is also possible to comprise the steps:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is for storing user program, user data and running the spatial cache needed for mastery routine or test program.
Above-mentioned motherboard test method, after mainboard is tested, when mainboard powers on next time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
In another embodiment, the mainboard program installation method of the present invention, after the described step that mainboard is tested, it is also possible to including:
Described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test; Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned motherboard test method, by test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the mainboard program installation method of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
As it is shown in figure 5, the structural representation of the mainboard program installation method that Fig. 5 is an alternative embodiment of the invention, specifically include following steps:
Step S401: the mainboard after detection is carried out upper electric treatment;
Step S402: called the mastery routine of mainboard by bootstrap, enters user's mastery routine;
Step S403: by having detected whether marker bit, judges whether user is mainboard program of installing first; If not installing first, then it is directly entered user and uses interface;
Step S404: if installing first, starts Setup Wizard and carries out the installation of mainboard program, and mainboard is configured; In this step, user can according to self needing install different application programs and be set to different patterns;
Step S405: after installing, formats test program subregion, is incorporated into user data subregion; By this step, increase the space of user data subregion, improve the speed of service of mainboard.
Pass through above-mentioned steps, it is possible to make mainboard possess different functions, meet the demand of different user.
In actual applications, after mainboard is tested, to meet user's request, it is still necessary to carry out a series of setting, the requirement of different user could be met.
As shown in Figure 6, Fig. 6 is the structural representation of the main board testing system of the present invention, in the present embodiment, and the main board testing system of the present invention, including:
Installing module 101, test program, when mastery routine is installed to mainboard, is installed in the test program subregion of mainboard internal memory by user; Wherein, test program subregion is separate with the subregion of mastery routine storage;
Test module 102, for when mainboard is tested, calling described test program by the bootstrap pre-installed and mainboard tested; Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
Exit module 103, for, after mainboard is tested, exiting test program, escape leading program by described bootstrap.
Above-mentioned main board testing system, by installing module 101, mastery routine and test program are separately mounted in separate mainboard internal memory, when mainboard is detected, utilize the bootstrap of prepackage to call the test program of the test program subregion being installed on mainboard internal memory by detection module 102, described mainboard is tested. It is different from and existing test program is embedded in mastery routine, the main board testing system of the present invention, by separately installed for test program in the test program subregion separate with the subregion that mastery routine stores, when mainboard is tested by needs, call test program either directly through bootstrap, be effectively improved the testing efficiency of mainboard.
As it is shown in fig. 7, the structural representation of the main board testing system that Fig. 7 is an alternative embodiment of the invention, in the present embodiment, the main board testing system of the present invention, it is also possible to including:
First merge module 104: upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is for storing user program, user data and running the spatial cache needed for mastery routine or test program.
Above-mentioned main board testing system, after mainboard is tested, by merge module 104 mainboard powers on next time time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
In another embodiment, the main board testing system of the present invention, it is also possible to including:
First mark module 105: described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test; Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned main board testing system, by mark module 105 to test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the main board testing system of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
The motherboard test method of the present invention and system, by test program and mastery routine being installed separately, when using this test program that the mainboard of intelligent terminal is tested, need not worry the function affecting mastery routine; Test program or mastery routine have modified, between the two without influencing each other, simplifying test job, be conducive to improving testing efficiency; Furthermore, reduce the accident probability owing to artificial update routine causes, it is ensured that being smoothed out of test job.
As shown in Figure 8, Fig. 8 is the structural representation of the mainboard program installation system of the present invention, in the present embodiment, and the mainboard program installation system of the present invention, including:
First installs module 301, for being installed in the mastery routine subregion of mainboard internal memory by mastery routine;
Second installs module 302, for being installed in the test program subregion of mainboard internal memory by test program;
Calling module 303, calls described test program for the bootstrap by pre-installing and mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
Above-mentioned mainboard program installation system, by first, module 301 is installed and mastery routine is installed in the mastery routine subregion of mainboard internal memory, by second, module 302 is installed and test program is installed in the test program subregion of mainboard internal memory, utilize the bootstrap of prepackage to call described test program by calling module 303 and mainboard is tested or starts mastery routine.By technique scheme, mastery routine and test program are arranged in different mainboard internal memories, when mastery routine or test program are revised, unaffected each other, be conducive to improving the speed of service of mainboard program.
As it is shown in figure 9, the structural representation of the mainboard program installation system that Fig. 9 is an alternative embodiment of the invention, in the present embodiment, the mainboard program installation system of the present invention, it is also possible to including:
Second merge module 304: upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is for storing user program, user data and running the spatial cache needed for mastery routine or test program.
Above-mentioned mainboard program installation system, after mainboard is tested, by second merge module 304 upper once mainboard powers on time, delete described test program, and described test program subregion is merged in user data space, increase the internal memory of user data space, be conducive to making full use of of space internal memory, further increase the speed that mainboard runs.
In another embodiment, the mainboard program installation system of the present invention, it is also possible to including:
Second mark module 305: described mainboard is arranged marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test; Upper once mainboard powers on time, if the marker bit that mainboard is arranged being detected, delete described test program.
Above-mentioned mainboard program installation system, by test after mainboard marker bit is set, for upper once mainboard powers on time, according to described marker bit, delete described test program, be conducive to making full use of of memory headroom.
Wherein in an embodiment, the mainboard program installation system of the present invention, described mastery routine and test program share the user data space of mainboard internal memory, save mainboard memory headroom, are conducive to improving the speed of service of mainboard internal memory.
Above-mentioned mainboard program installation method and system, by mastery routine and test program being arranged in different mainboard internal memories, when mastery routine or test program are revised, unaffected each other, be conducive to improving the speed of service of mainboard program.
Each technical characteristic of embodiment described above can combine arbitrarily, for making description succinct, the all possible combination of each technical characteristic in above-described embodiment is not all described, but, as long as the combination of these technical characteristics is absent from contradiction, all it is considered to be the scope that this specification is recorded.
Embodiment described above only have expressed the several embodiments of the present invention, and it describes comparatively concrete and detailed, but can not therefore be construed as limiting the scope of the patent. It should be pointed out that, for the person of ordinary skill of the art, without departing from the inventive concept of the premise, it is also possible to making some deformation and improvement, these broadly fall into protection scope of the present invention. Therefore, the protection domain of patent of the present invention should be as the criterion with claims.
Claims (10)
1. a motherboard test method, it is characterised in that comprise the steps:
When mastery routine is installed to mainboard, test program is installed in the test program subregion of mainboard internal memory; Wherein, test program subregion is separate with the subregion of mastery routine storage;
When mainboard is tested, call described test program by the bootstrap pre-installed and mainboard is tested;Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
After mainboard is completed, exit test program, escape leading program by described bootstrap.
2. motherboard test method according to claim 1, it is characterised in that also include:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is used for storing user program, user data, and provides the spatial cache run needed for mastery routine or test program.
3. motherboard test method according to claim 2, it is characterised in that after the described step that mainboard is tested, also include:
Described mainboard arranges marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test;
Upper once mainboard powers on time, also include:
Whether detection mainboard is provided with marker bit, if so, then performs the step of the described test program of described deletion.
4. motherboard test method according to claim 2, it is characterised in that: described mastery routine and test program share the user data space of mainboard internal memory.
5. a mainboard program installation method, it is characterised in that comprise the steps:
Mastery routine is installed in the mastery routine subregion of mainboard internal memory;
Test program is installed in the test program subregion of mainboard internal memory;
Call described test program by the bootstrap pre-installed mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
6. mainboard program installation method according to claim 5, it is characterised in that also include:
Upper once mainboard powers on time, delete described test program, and described test program subregion be merged in user data space; Wherein, described user data space is used for storing user program, user data, and provides the spatial cache run needed for mastery routine or test program.
7. mainboard program installation method according to claim 6, it is characterised in that after the described step that mainboard is tested, also include:
Described mainboard arranges marker bit; Wherein, described marker bit is used for representing that described mainboard has completed test;
Upper once mainboard powers on time, also include:
Whether detection mainboard is provided with marker bit, if so, then performs the step of the described test program of described deletion.
8. mainboard program installation method according to claim 5, it is characterised in that described mastery routine and test program share the user data space of mainboard internal memory.
9. a main board testing system, it is characterised in that including:
Installing module, test program, when mastery routine is installed to mainboard, is installed in the test program subregion of mainboard internal memory by user; Wherein, test program subregion is separate with the subregion of mastery routine storage;
Test module, for when mainboard is tested, calling described test program by the bootstrap pre-installed and mainboard tested; Wherein, described bootstrap is stored in the boot partition of mainboard internal memory;
Exit module, for, after mainboard is tested, exiting test program, escape leading program by described bootstrap.
10. a mainboard program installation system, it is characterised in that including:
First installs module, for being installed in the mastery routine subregion of mainboard internal memory by mastery routine;
Second installs module, for being installed in the test program subregion of mainboard internal memory by test program;
Calling module, calls described test program for the bootstrap by pre-installing and mainboard is tested or starts mastery routine; Wherein, described bootstrap, when mainboard is tested, is called test program and mainboard is tested or starts mastery routine.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201511008803.2A CN105652115A (en) | 2015-12-25 | 2015-12-25 | Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201511008803.2A CN105652115A (en) | 2015-12-25 | 2015-12-25 | Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system |
Publications (1)
Publication Number | Publication Date |
---|---|
CN105652115A true CN105652115A (en) | 2016-06-08 |
Family
ID=56478322
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201511008803.2A Pending CN105652115A (en) | 2015-12-25 | 2015-12-25 | Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN105652115A (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106412576A (en) * | 2016-09-19 | 2017-02-15 | 广州视源电子科技股份有限公司 | Test method and device |
CN106776160A (en) * | 2016-10-31 | 2017-05-31 | 深圳晨芯时代科技有限公司 | A kind of method of testing and system of virtual reality all-in-one |
CN108170568A (en) * | 2017-12-26 | 2018-06-15 | 深圳市奇虎智能科技有限公司 | The manufacture test method of smart machine, device and brush machine packet generation method, device |
CN110118925A (en) * | 2019-05-21 | 2019-08-13 | 威创集团股份有限公司 | A kind of core board measuring method and system |
CN111414176A (en) * | 2020-03-17 | 2020-07-14 | 上海辛格林纳新时达电机有限公司 | Program burning method, program burning device, electronic equipment and storage medium |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101211291A (en) * | 2006-12-31 | 2008-07-02 | 迈普(四川)通信技术有限公司 | Method for testing memory in embedded system |
CN102023874A (en) * | 2009-09-14 | 2011-04-20 | 联芯科技有限公司 | Dual Linux core processing device and method for starting core of Linux system |
CN103593289A (en) * | 2013-11-12 | 2014-02-19 | 浪潮齐鲁软件产业有限公司 | Design method for android set top box production testing software |
CN103744824A (en) * | 2013-12-18 | 2014-04-23 | 乐视致新电子科技(天津)有限公司 | Outgoing testing method and testing system |
-
2015
- 2015-12-25 CN CN201511008803.2A patent/CN105652115A/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101211291A (en) * | 2006-12-31 | 2008-07-02 | 迈普(四川)通信技术有限公司 | Method for testing memory in embedded system |
CN102023874A (en) * | 2009-09-14 | 2011-04-20 | 联芯科技有限公司 | Dual Linux core processing device and method for starting core of Linux system |
CN103593289A (en) * | 2013-11-12 | 2014-02-19 | 浪潮齐鲁软件产业有限公司 | Design method for android set top box production testing software |
CN103744824A (en) * | 2013-12-18 | 2014-04-23 | 乐视致新电子科技(天津)有限公司 | Outgoing testing method and testing system |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106412576A (en) * | 2016-09-19 | 2017-02-15 | 广州视源电子科技股份有限公司 | Test method and device |
CN106776160A (en) * | 2016-10-31 | 2017-05-31 | 深圳晨芯时代科技有限公司 | A kind of method of testing and system of virtual reality all-in-one |
CN108170568A (en) * | 2017-12-26 | 2018-06-15 | 深圳市奇虎智能科技有限公司 | The manufacture test method of smart machine, device and brush machine packet generation method, device |
CN110118925A (en) * | 2019-05-21 | 2019-08-13 | 威创集团股份有限公司 | A kind of core board measuring method and system |
CN111414176A (en) * | 2020-03-17 | 2020-07-14 | 上海辛格林纳新时达电机有限公司 | Program burning method, program burning device, electronic equipment and storage medium |
CN111414176B (en) * | 2020-03-17 | 2024-03-19 | 上海辛格林纳新时达电机有限公司 | Program burning method, device, electronic equipment and storage medium |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN105652115A (en) | Mainboard testing method, mainboard testing system, mainboard program installing method and mainboard program installing system | |
US8001368B2 (en) | Hot-pluggable information processing device and setting method | |
CN102520948B (en) | Application maintenance update method and device | |
CN106020861B (en) | A kind of the FOTA upgrade method and system of smartwatch | |
CN104461746B (en) | A kind of memory headroom optimization method and system based on android system | |
CN106528216A (en) | Method for starting application and terminal | |
CN106528097A (en) | Version synchronization method for two pieces of BIOS (Basic Input/ Output System) firmware, and electronic equipment | |
CN102799452B (en) | system software upgrading method and device | |
CN103593289A (en) | Design method for android set top box production testing software | |
CN110753088B (en) | System deployment method and device | |
CN105739961A (en) | Starting method and device of embedded system | |
CN102262555B (en) | Method and device for loading different versions of JAVA three-party library | |
CN103577201A (en) | Embedded dual system updating method and system | |
CN103677887A (en) | Information processing method and electronic device | |
CN109213570A (en) | A kind of virtual machine migration method, device, equipment and readable storage medium storing program for executing | |
CN106095493A (en) | The loading method of dual operating systems and system | |
CN108427885A (en) | Updating BIOS method and apparatus | |
EP3647942A1 (en) | Engineering apparatus, control method of engineering apparatus, and program | |
CN103853557A (en) | Method for starting WinCE by utilizing Uboot network | |
CN108920196A (en) | Entire car controller bootload upgrade method, device, entire car controller and vehicle | |
KR20130024667A (en) | Method and apparatus for installing software automatically | |
CN102226888A (en) | Framework loading method and device | |
CN109933358B (en) | Control method for reducing program upgrading amount of metering equipment | |
CN110609695A (en) | Optical module firmware upgrading method and system and optical module | |
CN110058865A (en) | A kind of program burn writing and operation method of single-chip microcontroller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20160608 |
|
RJ01 | Rejection of invention patent application after publication |