CN105607725B - Power-supply management system and method for managing power supply - Google Patents
Power-supply management system and method for managing power supply Download PDFInfo
- Publication number
- CN105607725B CN105607725B CN201510970894.1A CN201510970894A CN105607725B CN 105607725 B CN105607725 B CN 105607725B CN 201510970894 A CN201510970894 A CN 201510970894A CN 105607725 B CN105607725 B CN 105607725B
- Authority
- CN
- China
- Prior art keywords
- graphics processor
- memory space
- graphics
- control unit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/325—Power saving in peripheral device
- G06F1/3265—Power saving in display device
Abstract
The present invention provides a kind of power-supply management system and method for managing power supply.The system includes: a display device；One graphics processor；One memory cell, to store the image data from the graphics processor；Time schedule controller；And one monitoring control unit.One first memory space of monitoring control unit control graphics processor burst write-in multiple images to the memory cell is automatically updated with carrying out panel.When graphics processor is in a low power consumpting state, a memory control unit in graphic memory is read image be written by first memory space, and each image is sequentially sent to the video frame buffer in sequence controller, use allowing sequence controller to play image on the display apparatus to automatically update to carry out panel.
Description
The application be the applying date be on 08 17th, 2012, application No. is 201210294924.8, entitled " power supplys
The divisional application of the application for a patent for invention of management system and method for managing power supply ".
Technical field
The present invention relates to power management, in particular to the control panel power supply that automatically updates (Panel self refresh)
Management system and method.
Background technique
In traditional display technology, picture is presented using processor support screen and generally requires to consume many electric power, because
Be conventional display device panel when showing that picture does not update, still can from system storage or graphics processor (such as
GPU display picture) is read, and is issued to graphics processor and interrupts (interrupt) signal.However, with scientific and technological progress,
It is automatic that panel has been developed in embedded DisplayPort standard (embedded DisplayPort, eDP) 1.3 editions in Intel
The technology for updating (Panel Self Refresh), implies that when user is when browsing web sites or reading electronic book, because of picture
Content is usually static.Therefore, display device panel, only can be using the built-in of display device panel when picture does not update
Data and volitional check screen updates rate (refresh rate) in memory, and no longer read system storage or figure
The display picture of shape processor, and interrupt signal is reduced to 30 times per second (depending on screen curtain turnover rate), use reduction function
Rate consumption.
Fig. 1 be show meet 1.3 standard of eDP and conventional power source management system that controllable panel automatically updates it is brief
Functional block diagram.As shown in Figure 1, power-supply management system 10 includes a graphics processor 20 and a display device panel 30, wherein
Display device panel 30 further includes 40, one display device 50 of time schedule controller (T-CON) and a backlight module 60.Processor 20
Including a transmission end 21, show picture to sequence controller 40 caused by graphics processor 20 to transmit.Graphics processor
20 can be the graphics processor (GPU) in an independent display card, or one be located on a motherboard (Mainboard)
A graphics processor in central processing unit (CPU) (such as Intel i5, i7CPU).40 system of sequence controller includes at least one
Receiving end 41, a pixel arrangement unit 42,43, one video frame buffer of a display device interface (LCD interface)
(Video frame buffer) 44 and backlight control unit (Backlight control unit) 45.
In simple terms, sequence controller 40 receives the display picture from graphics processor 20 by receiving end 41, then passes through
By pixel arrangement unit 42 by received picture pixel rearrangement and the pixel after rearranging is stored in video
Frame buffer 44.Display device interface 43 passes through pixel arrangement unit 42 by reading picture data in video frame buffer 44, and
The row driver 51 and line driver 52 in display device 50 are controlled, the read picture of display is used.Backlight control unit 45
To control the switch of backlight module 60.
It is noted that the size of video frame buffer 44 often only has one in traditional sequence controller 40
The size of picture.By taking full resolution high image quality picture (Full HD) as an example, size can be 1920*1080*3=
6220800bytes (about 6Mbytes).An image encoder and an image are also optionally included in sequence controller 40
Decoder (is not painted), and wherein image encoder is to encode the received display picture of the institute of receiving end 41, then after encoding
Display picture be stored in video frame buffer 244 by pixel arrangement unit 42.Detailed content can refer to " An LCD
Driver with on-chip frame buffer and 3times image compression " SPIE-IS&T 2008,
Vol.6807,68070H-1.
When the progress panel of sequence controller 40 automatically updates (when for instance in still picture), can directly be delayed by video frame
It rushes the picture data that taking-up is stored in device 44 and directly plays on the display device 50, graphics processor 20 can be at low at this time
Power consumption state uses saving electric power.In addition to this, when graphics processor 20 has detected new image data (such as from striking
Beating keyboard key or mobile mouse), graphics processor 20 can arouse transmission end 21, and transmit a new image data to timing
Video frame buffer 44 in controller 40.
In traditional power-supply management system 10, because graphics processor 20 often receives the interruption from sequence controller 40
Signal or the interrupt signal for receiving external device (ED), graphics processor 20 must often be waken up and it is in running order (such as
C0 state).In other words, graphics processor 20 is often under the working condition of high power consumption, and can not be effectively reduced power supply
The power consumption of management system 10.Therefore, needing a kind of power-supply management system more effectively reduces power consumption, uses and reaches more
Long uses the time.
Summary of the invention
The present invention provides a kind of power-supply management system.The system includes: a display device；One graphics processor；One storage
Device unit, to store the image data from the graphics processor；Time schedule controller；And one monitoring control unit, use
To monitor multiple bus activities of the bus where the graphics processor, and by filtering and the figure in the equal bus activities
Device multiple graphics processing activities accordingly are managed, wherein the monitoring control unit also estimates the figure according to the graphics processing activities such as this
One period standby time of processor；Wherein the graphics processor further includes a Memory Controller, which is drawn
It is divided into a first memory space and a second memory space；Wherein it is prominent also to control the graphics processor for the monitoring control unit
The first memory space of multiple images into the memory cell is written in hair；Wherein when the sequence controller carries out panel certainly
Dynamic to update and when the graphics processor is in the low power consumpting state, which reads in the first memory space
The grade images being written by the graphics processor, and one in the grade images one into the sequence controller is sequentially written
Video frame buffer is used and the sequence controller is allowed to be enough to play at the figure within period standby time in the display device
The grade images that reason device is written are automatically updated with carrying out panel.
The present invention also provides a kind of method for managing power supply, are used for a power-supply management system, which includes one
Graphics processor, a memory cell, a monitoring control unit, time schedule controller and a display device.This method comprises: sharp
Multiple bus activities of a bus where monitoring the graphics processor with the monitoring control unit, and by the equal bus activities
Filter multiple graphics processing activities corresponding with the graphics processor；It is living according to the graphics process such as this using the monitoring control unit
Dynamic period standby time for estimating the graphics processor；Dividing the memory cell is a first memory space and one second
Storage space；Graphics processor burst is controlled using the monitoring control unit, and multiple images are written into the memory cell
The first memory space；And it is automatically updated and the graphics processor is in the low function when the sequence controller carries out panel
When consumption state, read the grade images being written in the first memory space by the graphics processor, and this is sequentially written etc.
A video frame buffer into the sequence controller in image, uses and the sequence controller is allowed to be enough when this leaves unused
Between play the grade images that the graphics processor is written in the display device in the period and automatically updated with carrying out panel.
Detailed description of the invention
Fig. 1 be show meet 1.3 standard of eDP and conventional power source management system that controllable panel automatically updates it is brief
Functional block diagram.
Fig. 2A is the brief functional block diagram for showing the power-supply management system 200 of an embodiment according to the present invention.
Fig. 2 B is the brief functional block diagram for showing the power-supply management system 200 of another embodiment according to the present invention.
Fig. 3 A is to show the interruption from the bus where each device to graphics processor in an embodiment according to the present invention
The schematic diagram of signal.
Fig. 3 B is shown in the schematic diagram for rearranging in Fig. 3 A and dividing the interrupt signal after group.
Fig. 3 C is to show the signal that the wake-up signal that control unit 222 is issued is monitored in an embodiment according to the present invention
Figure.
Fig. 4 is the state diagram for showing the state machine of monitoring control unit 222 of an embodiment according to the present invention.
Fig. 5 is the flow chart for showing the method for managing power supply of an embodiment according to the present invention.
[main element symbol description]
10,200~power-supply management system；
270~memory cell；
20,220~processor；
271~first memory space；
21,221~transmission end；
272~second memory space；
30,230~display device panel；
222~monitoring control unit；
40,240~sequence controller；
223~Memory Controller；
41,241~receiving end；
410-450~state；
42,242~pixel arrangement unit；
43,243~display device interface；
44,244~video frame buffer；
45,245~backlight control unit；
50,250~display device；
51,251~row driver；
52,252~line driver；
60,260~backlight module；
310-313,320,330,340~interrupt signal；
350,360~pulse signal.
Specific embodiment
To enable the above objects, features and advantages of the present invention to be clearer and more comprehensible, a preferred embodiment is cited below particularly, and match
Attached drawing is closed, is described in detail below.
Fig. 2A is the brief functional block diagram for showing the power-supply management system 200 of an embodiment according to the present invention.Such as Fig. 2A
Shown, power-supply management system 200 includes a graphics processor 220, a memory cell 270 and a display device panel 230,
Middle display device panel 230 further includes 240, one display device 250 of time schedule controller (T-CON) and a backlight module 260.Figure
Shape processor 220 includes a transmission end 221 and a Memory Controller 223.Transmission end 221 is to transmit graphics processor 220
Generated display picture is to sequence controller 240.Memory Controller 223 is to handle graphics processor 220 to memory
The access action of unit 270.
240 system of sequence controller includes at least a receiving end 241, a pixel arrangement unit 242, a display device interface
(LCD interface) 243, one video frame buffer (Video frame buffer) 244 and a backlight control unit
(Backlight control unit)245。
In simple terms, sequence controller 240 receives the single image from graphics processor 220 by receiving end 241, then
Via pixel arrangement unit 242 by multiple received images pixel rearrangement and by the single image after rearranging
Pixel be stored in video frame buffer 244.Display device interface 243 is by pixel arrangement unit 242 by video frame buffer
The pixel data of the grade images is sequentially read in 244, and controls row driver 251 and line driver in display device 250
252, it uses and successively shows multiple read images.Switch of the backlight control unit 245 to control backlight module 260.
In one embodiment, graphics processor 220 can be the graphics processor (GPU) in an independent display card,
Memory cell 270 is a 220 dedicated display-memory (Video RAM) of graphics processor at this time.For example, memory
Unit 270 can be a dynamic random access memory (Dynamic Random Access Memory), e.g. SRAM or
DRAM etc..In another embodiment, graphics processor 220 can be the central processing on a motherboard (Mainboard)
Graphics processor in device (CPU) (such as Intel i5, i7CPU).Above-mentioned central processing unit and 220 system of graphics processor at this time
Using a common memory architecture (Unified Memory Architecture), imply that memory cell 270 is that a system is deposited
Reservoir, and central processing unit and graphics processor 220 equally carry out access action to memory cell 270.Graphics processor
Memory Controller 223 in 220 can will be divided into a first memory region 271 and one second and deposit in memory cell 270
Reservoir region, wherein first memory region system stores multiple images from graphics processor 220, for sequence controller
240 progress panels automatically update use.Second memory region 272 is made as display-memory (Video Memory)
With storage graphics processor 220 carries out graphic operation or decodes the display data of operation.
It please also refer to Fig. 1 and Fig. 2A.It is noted that the view of the sequence controller 40 in conventional power source management system 10
Frequency frame buffer 44 is only with the size of an image.Therefore, the case where the picture update rate of display device 250 is 60Hz
Under, it is both needed within sequence controller 40 every 1/30 seconds send an interrupt signal to graphics processor 20, uses and graphics processor 20 is allowed to pass
Send video frame buffer 44 of the picture into sequence controller 40.In this case, it graphics processor 20 and can not grow
Time is in low power consumpting state (such as Runtime D3 state).And the graphics processor 220 in the present invention can pass through memory
Once multiple images are written in memory cell 270 for controller 223, and the grade images system that it is once written is enough to provide
Sequence controller 240 carries out panel within a period of time and automatically updates.Therefore, graphics processor 220 of the invention has longer
Time can be at low power consumpting state, more electricity can be saved compared to the graphics processor 20 in conventional power source management system 10
Power.
Fig. 2 B is the brief functional block diagram for showing the power-supply management system 200 of another embodiment according to the present invention.One
In embodiment, power-supply management system 200 further includes a monitoring control unit 222, to monitor (monitor) graphics processor
The bus activity (bus activity) of bus (such as PCI-E bus) where 220.In one embodiment, monitoring control is single
Member 222 can be the microcontroller (Microcontroller unit) outside graphics processor 220, as shown in Figure 2 A.?
In another embodiment, monitoring control unit 222 can also be built into graphics processor 220, as shown in Figure 2 B.In an embodiment
In, monitoring control unit 222 is also possible to the software package supported by specific hardware, but the present invention is not limited thereto.
The system when carrying out panel and automatically updating (PSR) of sequence controller 240 regularly sends interrupt signal to graphics processor
220, monitoring control unit 222 more can by graphics processor 220 in bus from different device (such as from PCI-E, USB,
The device of SATA and SDIO interface) interrupt signal rearrange, and divide the interrupt signal after rearranging to group, and distribute extremely
After the interrupt signal that sequence controller 240 is regularly sent.For example, the bus of 220 script of graphics processor is living
Dynamic state, implies that the various interrupt signal systems before not rearranging are as shown in Figure 3A.With picture update rate for 60 pictures per second
For, the 30 complete pictures of needs per second of sequence controller 240, every complete picture can split into figure field (top
Field) and lower figure field (bottom field), then by sequence controller 240 sequentially to the upper figure field of every complete picture and under
Figure field carries out release of an interleave (de-interlacing) to allow display device 250 to have the picture update rate of 60 pictures per second.It changes
Sentence is talked about, and implies that sending with regard to needing to obtain a complete picture from graphics processor 220 within sequence controller 240 every 1/30 seconds
Interrupt signal is to obtain picture.
Fig. 3 A is to show the interruption from the bus where each device to graphics processor in an embodiment according to the present invention
The schematic diagram of signal.Fig. 3 B is shown in the schematic diagram for rearranging in Fig. 3 A and dividing the interrupt signal after group.Fig. 3 C is display
The schematic diagram for the wake-up signal that control unit 222 is issued is monitored in an embodiment according to the present invention.By Fig. 3 A it can be seen that, by when
It is (to imply that for 1/30 second that sequence controller 240, which is issued to the time interval between the interrupt signal 310 of graphics processor 220 and 320,
Its chronomere is about millisecond grade), and 311~313 script of interrupt signal from other devices be likely distributed in this 1/30
Between the interval of second.Interrupt signal after monitoring control unit 222 rearranges is as shown in Figure 3B, wherein by timing control
It is also 1/30 second that device 240, which issues the time interval to 220 interrupt signal 330 and 340 of graphics processor, it should be noted that Fig. 3 B
The interrupt signal expression of middle the same symbol is all from same device, and the interrupt signal after rearranging is only purposes of discussion, with
The unrelated bus activity of graphics processor can be filtered (such as interrupt signal 311,312), and only retain and graphics processor
220 related interrupt signals (such as interrupt signal 310,320,313).As shown in Figure 3 C, monitoring control unit 222 transmission one is called out
Signal wake up to graphics processor 220, uses and graphics processor 220 is allowed in wake-up signal to be high logical bit rank (high logic
In running order when level), wherein voltage of the graphics processor 220 in working condition is, for example, 1W.When wake-up signal is
When low logic position rank (low logic level), then allow graphics processor 220 be in low power consumpting state (such as one sleep shape
State), wherein voltage of the graphics processor 220 in low power consumpting state is, for example, 0.001w.More specifically, because coming from each dress
Control unit 222 can be monitored to the interrupt signal of graphics processor 220 by, which setting, rearranges and divides group (grouping), and point
It is assigned to be next to and be handled together after the interrupt signal that sequence controller 240 is regularly sent, had in many in this section
In a period of break signal (such as pulse signal 350 and 360), graphics processor 220 can be allowed in running order, use concentrate into
The operation control of each device of row.During wake-up signal is low logic state, graphics processor 220 then enters low-power consumption shape
State.When wake-up signal is in high logic state, in addition to allowing graphics processor 220 to enter working condition, it is alternatively arranged as a burst
Control the operating frequency (operating of signal (burst control signal) to promote graphics processor 220
frequency).Still further, if the predetermined registration operation frequency of graphics processor 220 is 1GHz, when wake-up signal is in
When high logic state, monitoring control unit 222 can improve the operating frequency of graphics processor 220 to 1.3GHz, use burst
(burst) in a short time memory list is written in multiple consecutive images (such as 10 or 30 images) by graphics processor 220
First memory space 271 in member 270.
By taking the bus of PCI Express × 4 as an example, bandwidth can reach 800MBytes/sec, add graphics processor
220 operating frequency be 1GHz, then graphics processor 220 execute burst write-in image to video frame buffer 244 time about
Only tens of microseconds, and the interrupt signal that sequence controller 240 is sent to graphics processor 220 is about 33 milliseconds (1/30 seconds).
From the point of view of time scale, it is very small that graphics processor 220 executes time scale shared by the movement of burst write-in image, therefore schemes
Shape processor 220 can be at low power consumpting state in most of the time, use saving electric power.
Continuous previous embodiment is held, main three functions for the monitoring control unit 222 for obtaining the application can be concluded: (1) being supervised
It surveys all activities of the bus (PCI-E bus) where graphics processor 220 and screens the activity about graphics processor 220,
And the interrupt signal that graphics processor 220 is sent in PCI-E bus is rearranged；(2) control graphics processor 220 passes through
The burst write-in multiple images of Memory Controller 223 are used when the grade images being written being allowed to can provide to memory cell 270
Sequence controller 240 carries out panel and automatically updates (such as by direct memory access (DMA) (Direct Memory Access)；(3)
It controls graphics processor 220 and enters low power consumpting state, e.g. Runtime D3 (RTD3) state of ACPI standard.
In general, the capacity of memory cell 270 often can be more than 2GB, in other words, graphics processor 220 is dedicated
The capacity of video memory can reach 2GB.By taking full resolution high image quality picture (Full HD) as an example, size can be 1920*
1080*3=6220800bytes (about 6Mbytes), if being used video compression technology described in the prior art again,
Its size can be compressed to 2MB or so.The image that 10 full resolution high image quality pictures are stored in memory cell 270 only needs
The space of 20MB only accounts for 1% in 2GB capacity.More specifically, it is automatically updated in memory cell 270 for panel
First memory space 271 is supplied from second memory space 272 using different power supplys.Because being automatically updated carrying out panel
When, the part automatically updated for panel in memory cell 270 is necessarily at working condition, 223 Fang Kecun of Memory Controller
It takes in the first memory space 271 that panel automatically updates.
It is noted that the operation of Memory Controller 223, transmission end 221 and first memory space 271 of the invention
Except can be independently of graphics processor 220.More specifically, Memory Controller 223, transmission end 221 and first memory are empty
Between supplied by an independent current source.When graphics processor 220 and second memory space 272 are in low power consumpting state, memory
Controller 223 and first memory space 271 can't be with low power consumpting state be entered, because Memory Controller 223 is being schemed
Shape processor 220 is in low power consumpting state and sequence controller 240 when carrying out panel and automatically updating, it is still desirable to by memory list
The image being previously written by graphics processor 220 is taken out in first memory space 271 in member 270, and passes through transmission end 221
Video frame buffer 244 of the data of one image into sequence controller 240 is sequentially transmitted by eDP bus, uses carry out face
Plate automatically updates.
Still further, when user, which browses a website, is more than 4 seconds, the center in power-supply management system 200 can be allowed
Processor (not being painted) enters C10 or S0ix state, the power supply for closing system storage, closes graphics processor (in addition to storage
Device controller 223 and transmission end 221) power supply and close the power supply in the second memory space in memory cell 270.
In one embodiment, monitoring control unit 222 continues to monitor the activity of bus, and judges to be stored in video frame buffer
It is whether insufficient that the amount of images that panel automatically updates is used in device 244.In simple terms, carrying out the principle that panel automatically updates is not
User can be allowed to experience picture and generate delay.With Microsoft " opening connection forever forever " (Always On Always
Connected) for the demand of standard, when graphics processor 220 is in low power consumpting state, and graphics processor 220 is by low function
The upper limit value that consumption state returns to the wakeup time (wakeup time) of working condition is 300 milliseconds.Actually graphics processor
220 wakeup time may faster, such as 100 milliseconds.
For example, monitoring control unit 222 controls the burst of graphics processor 220 30 images of write-in to video frame buffer
Device 244, and display device 250 has the picture update rate of 60 images per second, implies that sequence controller 240 is per second and needs 30
Complete picture, every complete picture can split into figure field (top field) and lower figure field (bottom field), then by when
It is aobvious to allow that sequence controller 240 sequentially carries out release of an interleave (de-interlacing) to the upper figure field of every complete picture and lower figure field
Showing device 250 has the picture update rate of 60 pictures per second.Therefore, display device needs to spend stored with reading for 1 second
30 pictures read every 33 milliseconds of picture equispaced.If bus where graphics processor 220 20 images (or
660 milliseconds) after still without activity, add 300 milliseconds of wakeup time of graphics processor 220 and have been approached panel because of 660 milliseconds
It automatically updates there is a situation where showing data deficiencies, monitoring control unit 222 at this time then needs to force wake-up graphics processor 220 prominent
Hair write-in display picture automatically updates the case where showing data deficiencies to video frame buffer 244 to avoid panel.
In simple terms, monitoring control unit 222 need to ahead of time judge next time completely wake-up graphics processor 220 before be
It is no to happen suddenly there is a situation where display picture deficiency if so, monitoring control unit 222 then directly wakes up graphics processor 220
Write-in shows picture to video frame buffer 244.If not, then wake-up processor 222 is come from monitoring control unit 222 with executing
The instruction of application program or operating system.It for the user, no matter is to feel graphics process in a kind of that situation
Device 220 is always on.
Fig. 4 is the state diagram for showing the state machine of monitoring control unit 222 of an embodiment according to the present invention.In state
In 410, monitoring control unit 222 monitors the activity of the bus (such as PCI-Express bus) where graphics processor 220 simultaneously
Screen the activity about graphics processor 220.If it is the relevant activity of no display, then state 410 is returned to, monitoring control is single
Member 222 continues to monitor the activity of the bus where graphics processor 220.In state 420, under monitoring control unit 222 is executable
Column function: (a) estimate period standby time (idling time period) T of graphics processor 220idle；(b) figure is controlled
Sufficient amount of first memory space 271 of the display data into memory cell 270 of the burst write-in of processor 220, allows institute
The display data of write-in are enough the progress panel between estimated period standby time and automatically update；(c) power management is controlled
System 200 enters the S0i3 state of ACPI standard, and allows the most subsystem (example in power-supply management system 200
Such as PCI-E, USB, SATA and other peripheries) enter RTD3 state.It is low in the wake-up signal that monitoring control unit 222 is issued
When logic state, graphics processor 220 is allowed to enter low power consumpting state (such as RTD3 state), and closes the electricity of relevant element
Source.
In state 430, monitor control unit 220 and monitor following situations: (d) shows data deficiencies event (run-out-of-
Display event) and (e) graphics processing activity (GPU activity), such as started by application program or operating system
Graphics processing activity.When not detecting any event, then state 430 is returned to, monitoring control unit 222 continues to monitor display
The life event of data deficiencies event and graphics processor 220.When event occurs for detection, then into state 440, monitoring control
Unit 222 is that wake-up signal is set as high logic state, uses and graphics processor 220 is allowed to enter work shape by low power consumpting state
State.So that graphics processor 220 is entered working condition if it is data deficiencies event is shown because of (d), then returns to state 420.Such as
Fruit is that graphics processor 220 is made to enter working condition because of the life event of (e) graphics processor 220, then enters state 450.
In state 450, graphics processor 220 can be started to process within wakeup time (such as: 300 milliseconds) by application program or operation
The graphics processing activity that system is started.
Fig. 5 is the flow chart for showing the method for managing power supply of an embodiment according to the present invention.In step S500, monitoring control
Unit 222 monitors multiple bus activities of the bus where graphics processor 220, and by filtering and figure in bus activity
Manage the corresponding multiple graphics processing activities of device 220.In step S510, control unit 222 is monitored according to the graphics processing activities such as this
Estimate period standby time of graphics processor 220.In step S520, Memory Controller 223 divides memory cell 270
For a first memory space 271 and a second memory space 272.In step S530, monitors control unit 222 and control figure
First memory space 271 of multiple images into memory cell 270 is written in the burst of processor 220.In step S540, at that time
When the progress panel of sequence controller 240 automatically updates and graphics processor 220 is in a low power consumpting state, Memory Controller 223
The grade images being written in first memory space 271 by graphics processor 220 are read, and are sequentially written in the grade images
One video frame buffer 244 into sequence controller 240 is used and sequence controller 240 is allowed to be enough in the standby time
The grade images that graphics processor 220 is written are played in display device 250 in period to automatically update to carry out panel.
Though the present invention is disclosed as above with preferred embodiment, the range that however, it is not to limit the invention, art technology
Personnel without departing from the spirit and scope of the present invention, when can do a little change and retouching, therefore protection scope of the present invention
Subject to view the appended claims institute defender.
Claims (10)
1. a kind of power-supply management system, comprising:
One display device；
One graphics processor；
One memory cell, to store the image data from the graphics processor；
Time schedule controller；And
One monitoring control unit, to monitor multiple bus activities of the bus where the graphics processor, and by described total
Filtering multiple graphics processing activities corresponding with the graphics processor in line activity；
Wherein the monitoring control unit also estimates period standby time of the graphics processor according to the graphics processing activity,
And the graphics processor is controlled within period standby time in a low power consumpting state；
Wherein the graphics processor further includes a Memory Controller, which is divided into a first memory space
An and second memory space；
Wherein the monitoring control unit is also divided multiple graphics processing activity to group and is rearranged in from the sequence controller
After the interrupt signal regularly sent, controls graphics processor timing and dash forward in the wakeup time in a period 1
The first memory space of multiple images into the memory cell is written in hair, and controls at the figure in the wakeup time
It manages device and handles multiple graphics processing activity；
Wherein when sequence controller progress panel automatically updates and the graphics processor is in the low power consumpting state, the storage
Device controller reads the described image being written in the first memory space by the graphics processor, and the figure is sequentially written
A video frame buffer into the sequence controller as in, uses and the sequence controller is allowed to be enough in the standby time
The described image that the graphics processor is written is played in the display device in period to automatically update to carry out panel, wherein this
One period included period standby time and the wakeup time, and the wakeup time is less than period standby time.
2. power-supply management system as described in claim 1, wherein the monitoring control unit is sent out according to the graphics processing activity
A wake-up signal is used to the graphics processor and allows the graphics processor that described image is written to happen suddenly into a working condition out
The first memory space into the memory cell；Wherein when the graphics processor enters the working condition, the monitoring control
Unit processed is also controlled the graphics processor and is operated with one first operating frequency in the working condition, wherein the first operation frequency
Rate is higher than a predetermined operation frequencies of the working condition.
3. power-supply management system as claimed in claim 2, wherein the monitoring control unit also judges that being stored in the video frame delays
Rush whether the described image in device carries out panel in period standby time and automatically update for the sequence controller enough；
Wherein when the described image being stored in the video frame buffer is not enough for the sequence controller in the week standby time
Interim progress panel automatically updates, which also forces to transmit the wake-up signal to the graphics processor, uses and allows
The graphics processor enters the working condition.
4. power-supply management system as claimed in claim 2, wherein the monitoring control unit also judges the graphics processing activity
Whether started by an application program or an operating system；
Wherein when the graphics processing activity is started by the application program or the operating system, which is also forced
The wake-up signal is transmitted to the graphics processor, uses and the graphics processor is allowed to enter the working condition.
5. power-supply management system as described in claim 1, wherein the first memory space and the Memory Controller are by one
First independent current source is supplied, and the graphics processor and the second memory space are supplied by one second independent current source；With
And when the graphics processor and the second memory space are in the low power consumpting state and the sequence controller carry out panel from
Dynamic when updating, the first memory space and the Memory Controller are in a working condition by first independent current source,
Progress panel is used to automatically update.
6. a kind of method for managing power supply, is used for a power-supply management system, which deposits including a graphics processor, one
Storage unit, a monitoring control unit, time schedule controller and a display device, this method comprises:
Multiple bus activities of the bus where the graphics processor are monitored using the monitoring control unit, and by the bus
Multiple graphics processing activities corresponding with the graphics processor are filtered in activity；
Period standby time of the graphics processor is estimated according to the graphics processing activity using the monitoring control unit, and
The graphics processor is controlled within period standby time in a low power consumpting state；
Dividing the memory cell is a first memory space and a second memory space；
Divide multiple graphics processing activity to group using the monitoring control unit and rearranges in from the sequence controller institute
After the interrupt signal regularly sent, controls graphics processor timing and happen suddenly in the wakeup time in a period 1
The first memory space of multiple images into the memory cell is written, and controls the graphics process in the wakeup time
The multiple graphics processing activity of device processing；And
Automatically updated and when the graphics processor is in the low power consumpting state when the sequence controller carries out panel, read this first
The described image being written in storage space by the graphics processor, and one in described image is sequentially written to the timing
A video frame buffer in controller is used and the sequence controller is allowed to be enough within period standby time in the display device
It plays the described image that the graphics processor is written and is automatically updated with carrying out panel, when wherein the period 1 includes that this is idle
Between period and the wakeup time, and the wakeup time be less than period standby time.
7. method for managing power supply as claimed in claim 6, further includes:
A wake-up signal is issued to the graphics processor according to the graphics processing activity, uses and the graphics processor is allowed to enter one
Working condition is with the first memory space that described image is written into the memory cell that happens suddenly；Wherein when the graphics process
Device enters the working condition, controls the graphics processor and is operated with one first operating frequency in the working condition, wherein should
First operating frequency is higher than a predetermined operation frequencies of the working condition.
8. method for managing power supply as claimed in claim 7, further includes:
Judge the described image being stored in the video frame buffer whether enough for the sequence controller in the week standby time
Interim progress panel automatically updates；And
Wherein when the described image being stored in the video frame buffer is not enough for the sequence controller in the week standby time
Interim progress panel automatically updates, and forces to transmit the wake-up signal to the graphics processor, uses and the graphics processor is allowed to enter
The working condition.
9. method for managing power supply as claimed in claim 7, further includes:
Judge whether the graphics processing activity is started by an application program or an operating system；And
When the graphics processing activity is started by the application program or the operating system, pressure transmits the wake-up signal to the figure
Shape processor is used and the graphics processor is allowed to enter the working condition.
10. method for managing power supply as claimed in claim 6, wherein the graphics processor further include a Memory Controller to
Divide the memory cell be the first memory space and the second memory space, wherein the first memory space and should
Memory Controller is supplied by one first independent current source, and the graphics processor and the second memory space are only by one second
Vertical power supply is supplied；And this method further include:
When the graphics processor and the second memory space are in the low power consumpting state and the sequence controller carries out panel
When automatically updating, the first memory space and the Memory Controller is made to be in a work shape using first independent current source
State is used progress panel and is automatically updated.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510970894.1A CN105607725B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201510970894.1A CN105607725B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
| CN201210294924.8A CN103593040B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210294924.8A Division CN103593040B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105607725A CN105607725A (en) | 2016-05-25 |
| CN105607725B true CN105607725B (en) | 2019-03-01 |
Family
ID=50083226
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201510970894.1A Active CN105607725B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
| CN201210294924.8A Active CN103593040B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210294924.8A Active CN103593040B (en) | 2012-08-17 | 2012-08-17 | Power-supply management system and method for managing power supply |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN105607725B (en) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103631357B (en) * | 2012-08-22 | 2016-11-23 | 宏碁股份有限公司 | Power-supply management system and method for managing power supply |
| CN104866257B (en) * | 2014-02-20 | 2018-01-23 | 联想(北京)有限公司 | A kind of method and electronic equipment for keeping screen display content |
| US10102823B2 (en) | 2016-11-02 | 2018-10-16 | Microsoft Technology Licensing, Llc | Techniques for storing and displaying an image on a display device |
| CN108519807A (en) | 2018-03-23 | 2018-09-11 | 维沃移动通信有限公司 | A kind of application processor and mobile terminal |
| CN109992229B (en) * | 2019-03-22 | 2021-08-17 | 联想(北京)有限公司 | Control method, electronic device and storage medium |
| TWI760974B (en) * | 2020-12-17 | 2022-04-11 | 新唐科技股份有限公司 | Processor chip and method of updating display information |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101149640A (en) * | 2006-10-31 | 2008-03-26 | 威盛电子股份有限公司 | Systems and methods for low-power computer operation |
| CN101273360A (en) * | 2005-09-29 | 2008-09-24 | 英特尔公司 | Error diffusion for display frame buffer saving electricity |
| CN102346538A (en) * | 2010-08-04 | 2012-02-08 | 华硕电脑股份有限公司 | Computer system |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8681159B2 (en) * | 2006-08-04 | 2014-03-25 | Apple Inc. | Method and apparatus for switching between graphics sources |
| US8458497B2 (en) * | 2007-10-11 | 2013-06-04 | Qualcomm Incorporated | Demand based power control in a graphics processing unit |
| TWI421666B (en) * | 2008-03-28 | 2014-01-01 | Asus Technology Suzhou Co Ltd | A display card with overclocking function and the overclocking method thereof |
| JP2011014066A (en) * | 2009-07-06 | 2011-01-20 | Renesas Electronics Corp | Display control circuit and display control method |
| US8704839B2 (en) * | 2010-05-26 | 2014-04-22 | Stmicroelectronics, Inc. | Video frame self-refresh in a sink device |
-
2012
- 2012-08-17 CN CN201510970894.1A patent/CN105607725B/en active Active
- 2012-08-17 CN CN201210294924.8A patent/CN103593040B/en active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101273360A (en) * | 2005-09-29 | 2008-09-24 | 英特尔公司 | Error diffusion for display frame buffer saving electricity |
| CN101149640A (en) * | 2006-10-31 | 2008-03-26 | 威盛电子股份有限公司 | Systems and methods for low-power computer operation |
| CN102346538A (en) * | 2010-08-04 | 2012-02-08 | 华硕电脑股份有限公司 | Computer system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103593040B (en) | 2016-06-01 |
| CN103593040A (en) | 2014-02-19 |
| CN105607725A (en) | 2016-05-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105607725B (en) | Power-supply management system and method for managing power supply | |
| US9092220B2 (en) | Method and apparatus to optimize system battery-life while preventing disruptive user experience during system suspend | |
| TWI463301B (en) | Control of platform power consumption using selective updating of a display image | |
| US9256265B2 (en) | Method and system for artificially and dynamically limiting the framerate of a graphics processing unit | |
| CN101819510B (en) | Techniques to control self refresh display functionality | |
| US8963863B2 (en) | Computer, display card, display device and method for updating display information | |
| US8907960B2 (en) | Computer, monitor and computer display method | |
| RU2011113545A (en) | TECHNOLOGIES FOR MANAGING THE USE OF POWER ENERGY | |
| TW201246179A (en) | Method and apparatus for controlling sparse refresh of a self-refreshing display device coupled to a graphics controller | |
| DE102009058274A1 (en) | Hybrid graphics display power management | |
| KR20230073302A (en) | Glitchless GPU switching on multiplexers | |
| CN105446458B (en) | Power-supply management system and method for managing power supply | |
| CN106569573B (en) | Display method and device, display control method and device, and equipment | |
| TWI488034B (en) | Power management system and power management method | |
| TWI510908B (en) | Power management system and power management method | |
| CN103914347A (en) | Processing system and associated method | |
| CN101615069A (en) | But the Power Management Unit of power saving, computer system and electricity saving method thereof | |
| US10643525B2 (en) | Dynamic sleep for a display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |