CN105552851B - A kind of three-level inverter pwm pulse envelope wave method and device - Google Patents
A kind of three-level inverter pwm pulse envelope wave method and device Download PDFInfo
- Publication number
- CN105552851B CN105552851B CN201511004863.7A CN201511004863A CN105552851B CN 105552851 B CN105552851 B CN 105552851B CN 201511004863 A CN201511004863 A CN 201511004863A CN 105552851 B CN105552851 B CN 105552851B
- Authority
- CN
- China
- Prior art keywords
- switching tube
- switch pipe
- current
- bridge arm
- unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
- H02H7/00—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions
- H02H7/10—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers
- H02H7/12—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers
- H02H7/122—Emergency protective circuit arrangements specially adapted for specific types of electric machines or apparatus or for sectionalised protection of cable or line systems, and effecting automatic switching in the event of an undesired change from normal working conditions for converters; for rectifiers for static converters or rectifiers for inverters, i.e. dc/ac converters
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Inverter Devices (AREA)
Abstract
The embodiment of the invention discloses a kind of three-level inverter pwm pulse envelope wave method and device, it is applied to T-type and 1 type three-level inverter, inverter includes：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；This method includes：Pwm pulse envelope wave instruction is received, first switch pipe and the shutdown of the 4th switching tube is controlled, controls second switch pipe and third switching tube shutdown after the first preset time period again；Detect the bridge arm current of the inverter output；State is cut-off according to what the size of bridge arm current controlled the second switch pipe and third switching tube.In freewheel current zero crossing, the zero level continuous current circuit of low current is established in pressure so that there is no two level afterflow situations for electric current commutation process, mitigate the shock problem for sealing wavy double of bus capacitor of state, efficiently solve the problems, such as the voltage stress of switching tube.Method and apparatus implementation provided by the invention is simple, at low cost, substantially increases the security performance of system grid connection.
Description
Technical field
The present invention relates to technical field of inverter control more particularly to a kind of three-level inverter pwm pulse to seal wave method
And device.
Background technology
Inverter is also referred to as DC/AC converters, for direct current to be converted to alternating current, be widely used in wind-power electricity generation,
The field of new energy generation such as photovoltaic generation.The application of inverter is more and more extensive, and control is also more and more important.
Referring to Fig. 1, which is a kind of topological schematic diagram of T-type three-level inverter in the prior art.
In the prior art, the method for conventional block inverter PWM is：
After controller sends out PWM envelope wave instructions, driving first switch pipe Q1, second switch pipe Q2, third switching tube Q3, the
The pwm pulse of four switching tube Q4 seals wave simultaneously, i.e. switching tube Q1-Q4 is all off.
After all pulse blockings, output current is still shaken in positive-negative half-cycle.Since second switch pipe Q2, third switch
Pipe Q3 Close Alls, at this time electric current afterflow between first switch pipe Q1 and the 4th switching tube Q4 work, and inverter is in two electricity
Flat freewheeling state.As the first diode D1 and bigger third switching tube Q3 junction capacity difference, inverter is operated in two level
Freewheeling state can cause the first diode D1 or third switching tube Q3 voltage stress exceeded.Similarly the second diode D2 and second
Switching tube Q2 also will appear similar problems.
Therefore, those skilled in the art need to provide a kind of three-level inverter pwm pulse envelope wave method and device, solve
PWM seals the wave exceeded problem of switch tube voltage stress later.
Invention content
In order to solve prior art problem, the present invention provides a kind of three-level inverter pwm pulse envelope wave method and dresses
It sets, switch tube voltage stress is exceeded after capable of solving the problems, such as PWM envelope waves.
The embodiment of the present invention provides a kind of three-level inverter pwm pulse envelope wave method, is applied to three level of T-type and 1 type
Inverter, the inverter include：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；This method packet
It includes：
Receive pwm pulse envelope wave instruction, control the first switch pipe and the 4th switching tube shutdown, first it is default when
Between Duan Houzai control the second switch pipe and the third switching tube shutdown；
Detect the bridge arm current of the inverter output；
State is cut-off according to what the size of the bridge arm current controlled the second switch pipe and the third switching tube.
Preferably, cut-offfing for the second switch pipe and the third switching tube is controlled according to the size of the bridge arm current
State specifically includes：
When judging the bridge arm current by being more than the first predetermined current into the first predetermined current section, control described second
Switching tube is open-minded, the third switching tube shutdown；
When judging the bridge arm current by being less than the second predetermined current into the first predetermined current section, described in control
Third switching tube is open-minded, the second switch pipe shutdown；
First predetermined current section is [I2, I1], and I1 is first predetermined current, and I2 is the described second default electricity
Stream, and I1>0, I2<0.
Preferably, cut-offfing for the second switch pipe and the third switching tube is controlled according to the size of the bridge arm current
State further includes specifically：
When judging that the bridge arm current is in first predetermined current section, described the second of last moment is kept to open
Close pipe and third switching tube to cut-off state constant.
Preferably, shape is cut-off according to what the size of the bridge arm current controlled the second switch pipe and third switching tube
State further includes specifically：
Judge that the bridge arm current is more than first predetermined current, or, judging that the bridge arm current is less than described second
When predetermined current, controls the second switch pipe and the third switching tube is turned off.
Preferably, the switch of the second switch pipe and the third switching tube is controlled according to the size of the bridge arm current
State further includes specifically：
When the bridge arm current is located in the second predetermined current section [- I3, I3] and maintains the second predetermined amount of time, control
It makes the second switch pipe and the third switching tube is turned off, complete envelope wave process；
Wherein, I1>I3>0 and I3<|I2|.
The embodiment of the present invention also provides a kind of three-level inverter pwm pulse envelope wave method, is applied to three electricity of T-type and 1 type
Flat inverter, the inverter include：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；This method packet
It includes：
Receive pwm pulse envelope wave instruction, control the first switch pipe and the 4th switching tube shutdown, first it is default when
Between Duan Houzai control the second switch pipe and the third switching tube shutdown；
The second switch pipe is controlled with the first predetermined period and the third switching tube alternately opens the third predetermined time
Then section completes envelope wave process；
First predetermined period is different from the period of the pwm pulse.
The embodiment of the present invention also provides a kind of three-level inverter pwm pulse envelope wave apparatus, is applied to three electricity of T-type and 1 type
Flat inverter, the inverter include：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；The device packet
It includes：Receiving unit, control unit and detection unit；
The receiving unit is sent to institute for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
State control unit；
Described control unit controls the first switch pipe and the described 4th for sealing wave instruction according to the pwm pulse
Switching tube turns off, and controls the second switch pipe and third switching tube shutdown after the first preset time period again；
The detection unit, the bridge arm current for detecting the inverter output, and the bridge arm current is sent to
Described control unit；
Described control unit is additionally operable to control the second switch pipe and the third according to the size of the bridge arm current
Switching tube cut-offs state.
Preferably, described control unit includes：First judgment sub-unit, the second judgment sub-unit and control subelement；
First judgment sub-unit, for judging the bridge arm current whether by being more than the first predetermined current into first
Predetermined current section；
The control subelement judges the bridge arm current by being more than described first for working as first judgment sub-unit
When predetermined current enters the first predetermined current section, it is open-minded to control the second switch pipe, the third switching tube shutdown；
Second judgment sub-unit, for judging the bridge arm current whether by being less than described in the entrance of the second predetermined current
First predetermined current section；
The control subelement is additionally operable to judge the bridge arm current by being less than described when second judgment sub-unit
When two predetermined currents enter the first predetermined current section, it is open-minded to control the third switching tube, and the second switch pipe closes
It is disconnected；
First predetermined current section is [I2, I1], and I1 is first predetermined current, and I2 is the described second default electricity
Stream, and I1>0, I2<0.
Preferably, described control unit further includes：Third judgment sub-unit；
The third judgment sub-unit, for judging whether the bridge arm current is in first predetermined current section
It is interior；
The control subelement, for judging that the bridge arm current is in described first in advance when the third judgment sub-unit
If when in electric current section, keep last moment the second switch pipe and third switching tube to cut-off state constant.
Preferably, described control unit further includes：4th judgment sub-unit；
4th judgment sub-unit, for judging whether the bridge arm current is more than first predetermined current, or, sentencing
Whether the bridge arm current of breaking is less than second predetermined current；
The control subelement, for judging that the bridge arm current is more than described first in advance when the 4th judgment sub-unit
If electric current, or, when the 4th judgment sub-unit judges that the bridge arm current is less than second predetermined current, control described the
Two switching tubes and the third switching tube are turned off.
Preferably, described control unit further includes：5th judgment sub-unit；
5th judgment sub-unit, for judge the bridge arm current whether be located at the second predetermined current section [- I3,
I3] interior and the second predetermined amount of time of maintenance；
The control subelement, for judging that the bridge arm current is located at the second default electricity when the 5th judgment sub-unit
When flowing in section [- I3, I3] and maintaining the second predetermined amount of time, controls the second switch pipe and the third switching tube closes
It is disconnected, complete envelope wave process；
Wherein, I1>I3>0 and I3<|I2|.
The embodiment of the present invention also provides a kind of three-level inverter pwm pulse envelope wave apparatus, is applied to three electricity of T-type and 1 type
Flat inverter, the inverter include：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；The device packet
It includes：Receiving unit and control unit；
The receiving unit is sent to institute for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
State control unit；
Described control unit controls the first switch pipe and the 4th switch for sealing wave instruction according to pwm pulse
Pipe turns off, and controls the second switch pipe and third switching tube shutdown after the first preset time period again；It is additionally operable to first
Predetermined period controls the second switch pipe and the third switching tube alternately opens third predetermined amount of time, then completes envelope wave
Process；
First predetermined period is different from the period of the pwm pulse.
Compared with prior art, the present invention has at least the following advantages：
Three-level inverter pwm pulse envelope wave method and device provided by the invention, by monitoring each phase output in real time
The polarity and size of bridge arm current just block whole pwm pulses until current oscillation decays to after zero, ensure that nature shakes
The appearance of two level freewheeling state of stage；It designs the limitation of zero crossing low current to judge, avoids and held in Feng Bohou high current energy
Continue to half busbar charging problem, efficiently solves the problems, such as the neutral point deviation of Feng Bohou.Meanwhile the bridge arm current exported according to each phase
Polarity and size, control second switch pipe and third switching tube cut-offs state, forces to establish in freewheel current zero crossing
The zero level continuous current circuit of low current so that there is no two level afterflow situations for electric current commutation process, mitigate and seal wavy state pair
The shock problem of half bus capacitor efficiently solves the problems, such as the voltage stress of switching tube.Method and apparatus provided by the invention are real
Existing scheme is simple, at low cost, substantially increases the security performance of system grid connection.
Description of the drawings
In order to illustrate the technical solutions in the embodiments of the present application or in the prior art more clearly, to embodiment or will show below
There is attached drawing needed in technology description to be briefly described, it should be apparent that, the accompanying drawings in the following description is only this
Some embodiments described in application, for those of ordinary skill in the art, without creative efforts,
It can also be obtained according to these attached drawings other attached drawings.
Fig. 1 is a kind of circuit diagram for T-type three-level inverter that the prior art provides；
Fig. 2 is the circuit diagram for another T-type three-level inverter that the prior art provides；
Fig. 3 is a kind of circuit diagram for 1 type three-level inverter that the prior art provides；
Fig. 4 is the flow chart that three-level inverter pwm pulse provided by the invention seals wave method embodiment one；
Fig. 5 is the flow chart that three-level inverter pwm pulse provided by the invention seals wave method embodiment two；
Fig. 6 is the flow chart that three-level inverter pwm pulse provided by the invention seals wave method embodiment three；
Fig. 7 is the schematic diagram that three-level inverter pwm pulse provided by the invention seals wave apparatus embodiment one；
Fig. 8 is the schematic diagram that three-level inverter pwm pulse provided by the invention seals wave apparatus embodiment two；
Fig. 9 is the schematic diagram that three-level inverter pwm pulse provided by the invention seals wave apparatus embodiment three.
Specific implementation mode
In order to enable those skilled in the art to better understand the solution of the present invention, below in conjunction in the embodiment of the present invention
Attached drawing, technical scheme in the embodiment of the invention is clearly and completely described, it is clear that described embodiment is only this
Invention a part of the embodiment, instead of all the embodiments.Based on the embodiments of the present invention, those of ordinary skill in the art exist
The every other embodiment obtained under the premise of creative work is not made, shall fall within the protection scope of the present invention.
In order to make the foregoing objectives, features and advantages of the present invention clearer and more comprehensible, below in conjunction with the accompanying drawings to the present invention
Specific implementation mode be described in detail.
Understand first of all for facilitating, the topology of the first T-type three-level inverter is introduced first, with continued reference to Fig. 1.
T-type three-level inverter includes：First capacitance C1, the second capacitance C2, the first diode D1, the second diode D2,
First switch pipe Q1, second switch pipe Q2, third switching tube Q3, the 4th switching tube Q4 and DC power supply Udc；
The first end of the first diode C1 connects the anode of the DC power supply Udc, the first diode C1's
1. second end connects first node；
1., the second segment of the second diode C2 connects institute to the first end connection first node of the second diode C2
State the cathode of DC power supply Udc；
1. the anode of the first diode D1 connects the first node, the cathode connection of the first diode D1 the
The first end of three switching tube Q3；
The second segment connection second node of the third switching tube Q3 is 2.；
2. the anode of the second diode D2 connects the second node, the cathode connection of the second diode D2 the
The first end of two switching tube Q2；
1. the second end of the second switch pipe Q2 connects the first node；
The first end of told first switch pipe Q1 connects the anode of the DC power supply Udc, told first switch pipe Q1's
2. second end connects the first end of the 4th switching tube Q4 through the second node；
The second segment of the 4th switching tube Q4 connects the cathode of the DC power supply Udc；
The first switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4 all have reversely simultaneously
The body diode of connection, that is, when switching tube disconnects, body diode connected in parallel can provide access for electric current；
The first capacitance C1 and the second capacitance C2 is half bus capacitor.
Other than T-type three-level inverter shown in FIG. 1, the topology of also another T-type three-level inverter, reference
Shown in Fig. 2.
T-type three-level inverter includes：First capacitance C1, the second capacitance C2, first switch pipe Q1, second switch pipe Q2,
Third switching tube Q3, the 4th switching tube Q4 and DC power supply Udc；
The first end of the first capacitance C1 connects the anode of the DC power supply Udc, and the second of the first capacitance C1
Section connection first node is 1.；
1. the first end of the second capacitance C2 connects the first node, the second segment of the second capacitance C2 connects institute
State the cathode of DC power supply Udc；
Described first first end for opening the light Q1 connects the anode of the DC power supply Udc, and the of the first switch pipe Q2
2. two ends connect second node；
The first end of the second switch pipe Q2 connects the first end of the third switching tube Q3, the second switch pipe Q2
Second end connect the first node 1.；
The first end of the third switching tube Q3 connects the first end of the second switch pipe Q2, the third switching tube Q3
Second end connect the second node 2.；
2. the first end of the 4th switching tube Q4 connects the second node, the second segment of the 4th switching tube Q4 connects
Connect the cathode of the DC power supply Udc；
The first switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4 all have reversely simultaneously
The body diode of connection, that is, when switching tube disconnects, body diode connected in parallel can provide access for electric current；
The first capacitance C1 and the second capacitance C2 is half bus capacitor.
With reference to Fig. 3, which is a kind of topology for 1 type three-level inverter that the prior art provides.
1 type three-level inverter includes：First capacitance C1, the second capacitance C2, the first diode D1, the second diode D2,
First switch pipe Q1, second switch pipe Q2, third switching tube Q3, the 4th switching tube Q4 and DC power supply Udc；
The first end of the first capacitance C1 connects the anode of the DC power supply Udc, and the second of the first capacitance C1
End connection first node is 1.；
1. the first end of the second capacitance C2 connects the first node, the second end of the second capacitance C2 connects institute
State the cathode of DC power supply；
1. the anode of the first diode D1 connects the first node, the cathode connection of the first diode D1 the
Two nodes are 2.；
The anode connection third node of the second diode D2 3., the cathode connection of the second diode D2 described the
One node is 1.；
2. the first end of the first switch pipe Q1 connects the second node, the second end of the first switch pipe Q1 connects
Connect the anode of the DC power supply Udc；
3. the first end of the second switch pipe Q2 connects the third node, the second end of the second switch pipe Q2 connects
Connect the first end of third switching tube Q3；
The first end of the third switching tube Q3 connects the second end of the second switch pipe Q2, the third switching tube Q3
Second end connect the second node 2.；
The first end of the 4th switching tube Q4 connects the cathode of the DC power supply Udc, the 4th switching tube Q4's
3. second end connects the third node；
The first switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4 all have reversely simultaneously
The body diode of connection, that is, when switching tube disconnects, body diode connected in parallel can provide access for electric current；
The first capacitance C1 and the second capacitance C2 is half bus capacitor.
Embodiment of the method one：
And three-level inverter pwm pulse envelope wave method provided by the invention is suitable for T-type and 1 type three shown in Fig. 1-Fig. 3
In addition the topological structure of electrical level inverter is equally applicable to the T-type and 1 type three-level inverter of other deformations.
Fig. 1-Fig. 3 is only the topological structure of single-phase inverter, is illustrated by taking the corresponding inverters of a as an example below, b phases
Identical as a phases with the envelope wave method of the corresponding inverters of c, details are not described herein.
With reference to Fig. 4, which is the flow of three-level inverter pwm pulse envelope wave method embodiment one provided by the invention
Figure.
The inverter includes：First switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4；
Three-level inverter pwm pulse seals wave method：
S401：Pwm pulse envelope wave instruction is received, the first switch pipe Q1 and the 4th switching tube Q4 shutdowns are controlled,
The second switch pipe Q2 and third switching tube Q3 shutdowns are controlled after first preset time period t1 again；
It should be noted that the first preset time period t1 can be several microseconds, a continuous current circuit in short-term is established,
It is preliminary to solve voltage stress excessive problem.
After S401 is executed, output bridge arm current is still shaken in positive-negative half-cycle, and two level of the inverter cannot be solved
Freewheeling state, switch tube voltage stress excessive problem.
S402：Detect the bridge arm current Ia of the inverter output；
S403：Control the second switch pipe Q2's and third switching tube Q3 according to the size of the bridge arm current Ia
Cut-off state.
It should be noted that the size of the bridge arm current Ia not only shows the numerical values recited of bridge arm current, moreover it demonstrates that
The polarity of bridge arm current Ia.The second switch pipe Q2 and the third are controlled according to the polarity of the bridge arm current Ia and size
Switching tube Q3's cut-offs state, for establishing zero level continuous current circuit, electric current commutation process between switching tube Q2 and switching tube Q3
The case where there is no two level afterflows mitigates the shock problem for sealing wavy double of bus capacitor of state, solves switch tube voltage and answers
The exceeded problem of power.
With reference to Fig. 1 introductions, the current path in above-mentioned zero level continuous current circuit is specific as follows：
The second switch pipe Q2 is open-minded, and the current path when third switching tube Q3 is turned off is as shown in solid lines in fig. 1：
The second node 2.-the second diode D2- described in second switch pipe Q2；Described second opens the light pipe Q2 shutdown, and described the
Current path when three switching tube Q3 are opened is as shown in phantom in Figure 1：Third switching tube Q3- described in the first diode D1-
The second node is 2..
Three-level inverter pwm pulse provided in this embodiment seals wave method, when wavy state is sealed in pulse according to each mutually defeated
The polarity and size of the bridge arm current gone out, control second switch pipe Q2's and third switching tube Q3 cut-offs state, in freewheel current
The zero level continuous current circuit of low current is established in pressure when zero crossing so that there is no two level afterflow feelings for electric current commutation process
Condition mitigates the shock problem for sealing wavy double of bus capacitor of state, efficiently solves the problems, such as the voltage stress of switching tube.
Embodiment of the method two：
With reference to Fig. 5, the flow chart of wave method embodiment two is sealed for three-level inverter pwm pulse provided by the invention.
S501, S502 in the present embodiment is identical as S401, S402 in embodiment of the method one, and details are not described herein.
Further include in the present embodiment：
S503：When the bridge arm current Ia enters the first predetermined current section [I2, I1] by being more than the first predetermined current I1
When, it is open-minded to control the second switch pipe Q2, the third switching tube Q3 shutdowns；
S504：When the bridge arm current Ia by be less than the second predetermined current I2 into first predetermined current section [I2,
I1] when, it is open-minded to control the third switching tube Q3, the second switch pipe Q2 shutdowns；
S505：When the bridge arm current Ia be in first predetermined current section [I2, I1] it is interior when, keep last moment
The second switch pipe Q2 and third switching tube Q3 to cut-off state constant；
It is understood that keeping the second switch pipe Q2's and third switching tube Q3 of last moment to cut-off state not
Become, that is, when last moment be judge that the bridge arm current Ia is preset by being more than the first predetermined current I1 into described first
When electric current section [I2, I1], it is open-minded to control the second switch pipe Q2, the third switching tube Q3 shutdowns；If continuing to detect
To bridge arm current Ia be in first predetermined current section [I2, I1] it is interior when, keep the second switch pipe Q2 open-minded at this time,
The state of the third switching tube Q3 shutdowns is constant.
Similar, it is to judge the bridge arm current Ia by being less than described in the second predetermined current I2 entrance when last moment
When the first predetermined current section [I2, I1], it is open-minded to control the third switching tube Q3, the second switch pipe Q2 shutdowns；If
Continue to detect bridge arm current Ia be in first predetermined current section [I2, I1] it is interior when, keep the second switch at this time
Pipe Q2 shutdowns, the state that the third switching tube Q3 is opened are constant.
It should be noted that I1>0, I2<0.The absolute value of I2 can be identical as I1, can not also be identical.
S506：When the bridge arm current Ia be more than the first predetermined current I1 when, control the second switch pipe Q2 and
The third switching tube Q3 is turned off；
S507：When the bridge arm current Ia be less than the second predetermined current I2 when, control the second switch pipe Q2 and
The third switching tube Q3 is turned off；
S508：When the bridge arm current Ia is located in the second predetermined current section [- I3, I3] and maintains for the second predetermined time
It when section t2, controls the second switch pipe Q2 and the third switching tube Q3 is turned off, complete envelope wave process.
It should be noted that I1>I3>0 and I3<|I2|.The value of I3 is smaller, close to 0, can be defaulted as working as bridge arm side
Electric current Ia be located at [- I3, I3] it is interior when, current oscillation decays to zero, at this time inverter can complete pwm pulse envelope wave process, i.e.,
It is all off to control switching tube Q1-Q4.
The general values of second the predetermined amount of time t2, t2 are within 100 microseconds.
It is understood that the size cases for the bridge arm side electric current that the control time of switching tube is exported by each phase completely are determined
It is fixed.By monitoring the size of the bridge arm side electric current of each phase output in real time, end pwm pulse accurately and timely seals wavy state.
Three-level inverter pwm pulse provided in this embodiment seals wave method, by the bridge arm for monitoring each phase output in real time
The polarity and size of electric current, design zero crossing low current limitation judge, avoid and continue to partly female in Feng Bohou high current energy
Line charging problems efficiently solve the problems, such as the neutral point deviation of Feng Bohou.The size of the bridge arm side electric current of each phase output is detected in real time,
Whole pwm pulses is just blocked after zero until current oscillation decays to, and ensure that nature concussion two level freewheeling state of stage
Occur.
Embodiment of the method three：
With reference to Fig. 6, which is the flow of three-level inverter pwm pulse envelope wave method embodiment three provided by the invention
Figure.
S601 in the present embodiment is identical as the S401 in embodiment of the method one, and details are not described herein.
S602：The second switch pipe Q2 and third switching tube Q3, which is controlled, with the first predetermined period Tx alternately opens the
Then three predetermined amount of time t3 complete envelope wave process.
It is handed over it is understood that controlling the second switch pipe Q2 and third switching tube Q3 with the first predetermined period Tx
For open-minded, that is, when cycle T 1, first control switching tube Q2 is opened, switching tube Q3 is turned off；When cycle T 2, then control second switch pipe
Q2 shutdowns, third switching tube Q3 are open-minded；When cycle T 3, control switching tube Q2 is opened, switching tube Q3 is turned off；When cycle T 4, then control
Second switch pipe Q2 processed is turned off, third switching tube Q3 is open-minded；And so on.
It should be noted that above-described embodiment is in the nature, after first switch pipe Q1 and the 4th switching tube Q4 shutdowns, by force
Second switch pipe Q2 and third switching tube Q3 processed cut-off state by periodic complementary switching of Tx, complete pwm pulse and seal wave process.Tx
Selection can be adjusted according to practical situations, and as possible choose it is different from the period of the pwm pulse.The pre- timing of third
Between section t3, it is related to the concussion damped cycle of pwm pulse Feng Bohou for final envelope wave control time, ensure after the completion of controlling,
The concussion of pwm pulse Feng Bohou decays to zero, such as t3 can be 10 milliseconds or even longer time.
Wave method is sealed based on the three-level inverter pwm pulse that above example provides, the present invention also provides three level
Inverter pwm pulse seals wave apparatus, is suitable for the topological structure of T-type and 1 type three-level inverter shown in Fig. 1-Fig. 3, in addition together
Sample is suitable for the T-type and 1 type three-level inverter of other deformations.
Device embodiment one：
Fig. 1-Fig. 3 is only the topological structure of single-phase inverter, is carried out by taking the corresponding envelope wave apparatus of a phase inverters as an example below
Illustrate, the envelope wave apparatus of b phases and the corresponding inverters of c is identical as the envelope wave apparatus of a phases, and details are not described herein.
It is described in detail below in conjunction with the accompanying drawings.
With reference to Fig. 7, which is the schematic diagram of three-level inverter PWM envelope wave apparatus embodiment one provided by the invention
Three-level inverter pwm pulse seals wave apparatus：Receiving unit 100, control unit 200 and detection unit 300；
The inverter includes：First switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4；
The receiving unit 100 is sent to for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
Described control unit 200；
Described control unit 200 controls the first switch pipe Q1 and described for sealing wave instruction according to the pwm pulse
4th switching tube Q4 is turned off, and is controlled the second switch pipe Q2 and third switching tube Q3 after the first preset time period t1 again and is closed
It is disconnected；
It should be noted that the first preset time period t1 can be several microseconds, a continuous current circuit in short-term is established,
It is preliminary to solve voltage stress excessive problem.
The detection unit 300, the bridge arm current Ia for detecting inverter output, and by the bridge arm current Ia
It is sent to described control unit 200；
Described control unit 200, be additionally operable to according to the size of the bridge arm current Ia control the second switch pipe Q2 and
The third switching tube Q3's cut-offs state.
It should be noted that the size of the bridge arm current Ia shows the numerical values recited of bridge arm current incessantly, also show
The polarity of bridge arm current Ia.The second switch pipe Q2 and described the are controlled according to the polarity of the bridge arm current Ia and size
Three switching tube Q3's cut-offs state, and for establishing zero level continuous current circuit between switching tube Q2 and switching tube Q3, electric current commutated
Journey the case where there is no two level afterflows, mitigates the shock problem for sealing wavy double of bus capacitor of state, solve switch tube voltage
The exceeded problem of stress.
Three-level inverter pwm pulse provided in this embodiment seals wave apparatus, when wavy state is sealed in pulse according to each mutually defeated
The polarity and size of the bridge arm current gone out, control second switch pipe Q2's and third switching tube Q3 cut-offs state, in freewheel current
The zero level continuous current circuit of low current is established in pressure when zero crossing so that there is no two level afterflow feelings for electric current commutation process
Condition mitigates the shock problem for sealing wavy double of bus capacitor of state, efficiently solves the problems, such as the voltage stress of switching tube.
Device embodiment two：
With reference to Fig. 8, which is the schematic diagram of three-level inverter PWM envelope wave apparatus embodiment two provided by the invention.
Three-level inverter pwm pulse seals wave apparatus, including：Receiving unit 100, control unit 200 and detection unit
300；
The inverter includes：First switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4；
Described control unit 200 includes：First judgment sub-unit 200a, the second judgment sub-unit 200b, third judge son
Unit 200c, the 4th judgment sub-unit 200d, the 5th judgment sub-unit 200e and control subelement 200f；
The effect of the receiving unit 100 and detection unit 300 and effect are same with the above-mentioned embodiment, no longer superfluous herein
It states.
The first judgment sub-unit 200a, for judging the bridge arm current Ia whether by being more than the first predetermined current I1
Into the first predetermined current section [I2, I1]；
The control subelement 200f, for judging the bridge arm current Ia by big as the first judgment sub-unit 200a
When the first predetermined current I1 enters first predetermined current section [I2, I1], controls the second switch pipe Q2 and open
It is logical, the third switching tube Q3 shutdowns；
The second judgment sub-unit 200b, for judging the bridge arm current Ia whether by being less than the second predetermined current I2
Into first predetermined current section [I2, I1]；
The control subelement 200f, be additionally operable to when the second judgment sub-unit 200b judge the bridge arm current Ia by
When entering first predetermined current section [I2, I1] less than the second predetermined current I2, the third switching tube Q3 is controlled
It is open-minded, the second switch pipe Q2 shutdowns；
The third judgment sub-unit 200c, for judging whether the bridge arm current Ia is in first predetermined current
In section [I2, I1]；
The control subelement 200f judges that the bridge arm current Ia is in for working as the third judgment sub-unit 200c
When first predetermined current section [I2, I1] is interior, the second switch pipe Q2 and third switching tube Q3 of last moment are kept
To cut-off state constant.
It is understood that keeping the second switch pipe Q2's and third switching tube Q3 of last moment to cut-off state not
Become, that is, judge that the bridge arm current Ia is preset by being more than described first when last moment for the first judgment sub-unit 200a
When electric current I1 enters first predetermined current section [I2, I1], it is open-minded to control the second switch pipe Q2, the third switch
Pipe Q3 shutdowns；If continue to detect bridge arm current Ia be in first predetermined current section [I2, I1] it is interior when, keep at this time
The second switch pipe Q2 is open-minded, and the state of the third switching tube Q3 shutdowns is constant.
Similar, it is that the second judgment sub-unit 200b judges that the bridge arm current Ia is described by being less than when last moment
When second predetermined current I2 enters first predetermined current section [I2, I1], it is open-minded to control the third switching tube Q3, described
The Q2 shutdowns of second switch pipe；If continue to detect bridge arm current Ia be in first predetermined current section [I2, I1] it is interior when,
Keep the third switching tube Q3 open-minded at this time, the state of the second switch pipe Q2 shutdowns is constant.
It should be noted that I1>0, I2<0.The absolute value of I2 can be identical as I1, can not also be identical.
The 4th judgment sub-unit 200d, for judging whether the bridge arm current Ia is more than first predetermined current
I1, or, judging whether the bridge arm current Ia is less than the second predetermined current I2；
The control subelement 200f judges that the bridge arm current Ia is more than for working as the 4th judgment sub-unit 200d
The first predetermined current I1, or, the 4th judgment sub-unit 200d judges that the bridge arm current Ia is less than described second in advance
If when electric current I2, controlling the second switch pipe Q2 and the third switching tube Q3 being turned off.
The 5th judgment sub-unit 200e, for judging whether the bridge arm current Ia is located at the second predetermined current section
In [- I3, I3] and maintain the second predetermined amount of time t2；
The control subelement 200f judges that the bridge arm current Ia is located at for working as the 5th judgment sub-unit 200e
In second predetermined current section [- I3, I3] and when maintaining the second predetermined amount of time t2, the second switch pipe Q2 and described is controlled
Third switching tube Q3 is turned off, and completes envelope wave process；
It should be noted that I1>I3>0 and I3<| I2 |, the value of I3 is smaller, close to 0, can be defaulted as working as bridge arm side
Electric current Ia be located at [- I3, I3] it is interior when, current oscillation decays to zero, at this time inverter can complete pwm pulse envelope wave process, i.e.,
It is all off to control switching tube Q1-Q4.
The general values of second the predetermined amount of time t2, t2 are within 100 microseconds.
It is understood that the size cases for the bridge arm side electric current that the control time of switching tube is exported by each phase completely are determined
It is fixed.By monitoring the size of the bridge arm side electric current of each phase output in real time, end pwm pulse accurately and timely seals wavy state.
Three-level inverter pwm pulse provided in this embodiment seals wave method, by the bridge arm for monitoring each phase output in real time
The polarity and size of electric current, design zero crossing low current limitation judge, avoid and continue to partly female in Feng Bohou high current energy
Line charging problems efficiently solve the problems, such as the neutral point deviation of Feng Bohou.The size of the bridge arm side electric current of each phase output is detected in real time,
Whole pwm pulses is just blocked after zero until current oscillation decays to, and ensure that nature concussion two level freewheeling state of stage
Occur.
Device embodiment three：
With reference to Fig. 9, which is the schematic diagram of three-level inverter PWM envelope wave apparatus embodiment three provided by the invention.
Three-level inverter pwm pulse seals wave apparatus, including：Receiving unit 100 and control unit 200；
The inverter includes：First switch pipe Q1, second switch pipe Q2, third switching tube Q3 and the 4th switching tube Q4；
The receiving unit 100 is sent to for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
Described control unit 200；
Described control unit 200 controls the first switch pipe Q1 and the described 4th for sealing wave instruction according to pwm pulse
Switching tube Q4 is turned off, and controls the second switch pipe Q2 and third switching tube Q3 shutdowns after the first preset time period t1 again；
It is additionally operable to control the second switch pipe Q2 and third switching tube Q3 with the first predetermined period Tx that alternately to open third predetermined
Then time t3 section completes envelope wave process；
It should be noted that the first preset time period t1 can be several microseconds, a continuous current circuit in short-term is established,
It is preliminary to solve voltage stress excessive problem.
It is handed over it is understood that controlling the second switch pipe Q2 and third switching tube Q3 with the first predetermined period Tx
For open-minded, that is, when cycle T 1, first control switching tube Q2 is opened, switching tube Q3 is turned off；When cycle T 2, then control second switch pipe
Q2 shutdowns, third switching tube Q3 are open-minded；When cycle T 3, control switching tube Q2 is opened, switching tube Q3 is turned off；When cycle T 4, then control
Second switch pipe Q2 processed is turned off, third switching tube Q3 is open-minded；And so on.
It should be noted that above-described embodiment is in the nature, after first switch pipe Q1 and the 4th switching tube Q4 shutdowns, by force
Second switch pipe Q2 and third switching tube Q3 processed cut-off state by periodic complementary switching of Tx, complete pwm pulse and seal wave process.Tx
Selection can be adjusted according to practical situations, and as possible choose it is different from the period of the pwm pulse.The pre- timing of third
Between section t3, it is related to the concussion damped cycle of pwm pulse Feng Bohou for the time used in final envelope wave, ensure after the completion of controlling,
The concussion of pwm pulse Feng Bohou decays to zero, such as t3 can be 10 milliseconds or even longer time.
The above described is only a preferred embodiment of the present invention, being not intended to limit the present invention in any form.Though
So the present invention has been disclosed as a preferred embodiment, and however, it is not intended to limit the invention.It is any to be familiar with those skilled in the art
Member, without departing from the scope of the technical proposal of the invention, all using the methods and technical content of the disclosure above to the present invention
Technical solution makes many possible changes and modifications, or is revised as the equivalent embodiment of equivalent variations.Therefore, it is every without departing from
The content of technical solution of the present invention, according to the technical essence of the invention any simple modification made to the above embodiment, equivalent
Variation and modification, still fall within technical solution of the present invention protection in the range of.
Claims (10)
1. a kind of three-level inverter pwm pulse seals wave method, it is applied to T-type and 1 type three-level inverter, the inverter packet
It includes：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；It is characterized in that, this method includes：
Pwm pulse envelope wave instruction is received, the first switch pipe and the 4th switching tube shutdown, the first preset time period are controlled
Control the second switch pipe and third switching tube shutdown again afterwards；
Detect the bridge arm current of the inverter output；
State is cut-off according to what the size of the bridge arm current controlled the second switch pipe and the third switching tube；Judge institute
When stating bridge arm current by being more than the first predetermined current into the first predetermined current section, it is open-minded to control the second switch pipe, institute
State the shutdown of third switching tube；Judge that the bridge arm current enters first predetermined current section by being less than the second predetermined current
When, it is open-minded to control the third switching tube, the second switch pipe shutdown；First predetermined current section is [I2, I1], I1
For first predetermined current, I2 is second predetermined current, and I1>0, I2<0.
2. three-level inverter pwm pulse according to claim 1 seals wave method, which is characterized in that according to the bridge arm
What the size of electric current controlled the second switch pipe and the third switching tube cut-offs state, further includes specifically：
When judging that the bridge arm current is in first predetermined current section, the second switch pipe of last moment is kept
With third switching tube to cut-off state constant.
3. three-level inverter pwm pulse according to claim 1 seals wave method, which is characterized in that according to the bridge arm
What the size of electric current controlled the second switch pipe and third switching tube cut-offs state, further includes specifically：
Judge that the bridge arm current is more than first predetermined current, or, it is default to judge that the bridge arm current is less than described second
When electric current, controls the second switch pipe and the third switching tube is turned off.
4. sealing wave method according to claim 1-3 any one of them three-level inverter pwm pulses, which is characterized in that according to
The size of the bridge arm current controls the on off state of the second switch pipe and the third switching tube, further includes specifically：
When the bridge arm current is located in the second predetermined current section [- I3, I3] and maintains the second predetermined amount of time, institute is controlled
It states second switch pipe and the third switching tube is turned off, complete envelope wave process；
Wherein, I1>I3>0 and I3<|I2|.
5. a kind of three-level inverter pwm pulse seals wave method, it is applied to T-type and 1 type three-level inverter, the inverter packet
It includes：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；It is characterized in that, this method includes：
Pwm pulse envelope wave instruction is received, the first switch pipe and the 4th switching tube shutdown, the first preset time period are controlled
Control the second switch pipe and third switching tube shutdown again afterwards；
The second switch pipe is controlled with the first predetermined period and the third switching tube alternately opens third predetermined amount of time, so
Envelope wave process is completed afterwards；
First predetermined period is different from the period of the pwm pulse.
6. a kind of three-level inverter pwm pulse seals wave apparatus, it is applied to T-type and 1 type three-level inverter, the inverter packet
It includes：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；It is characterized in that, the device includes：It receives single
Member, control unit and detection unit；
The receiving unit is sent to the control for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
Unit processed；
Described control unit controls the first switch pipe and the 4th switch for sealing wave instruction according to the pwm pulse
Pipe turns off, and controls the second switch pipe and third switching tube shutdown after the first preset time period again；
The detection unit, the bridge arm current for detecting inverter output, and the bridge arm current is sent to described
Control unit；
Described control unit is additionally operable to control the second switch pipe and third switch according to the size of the bridge arm current
Pipe cut-offs state；
Described control unit includes：First judgment sub-unit, the second judgment sub-unit and control subelement；
First judgment sub-unit, for judging whether the bridge arm current is preset into first by being more than the first predetermined current
Electric current section；
The control subelement judges that the bridge arm current is preset by being more than described first for working as first judgment sub-unit
When electric current enters the first predetermined current section, it is open-minded to control the second switch pipe, the third switching tube shutdown；
Second judgment sub-unit, for judging the bridge arm current whether by being less than the second predetermined current into described first
Predetermined current section；
The control subelement is additionally operable to judge that the bridge arm current is pre- by being less than described second when second judgment sub-unit
If electric current enters the first predetermined current section, it is open-minded to control the third switching tube, the second switch pipe shutdown；
First predetermined current section is [I2, I1], and I1 is first predetermined current, and I2 is second predetermined current,
And I1>0, I2<0.
7. three-level inverter pwm pulse according to claim 6 seals wave apparatus, which is characterized in that described control unit,
Further include：Third judgment sub-unit；
The third judgment sub-unit, for judging the bridge arm current whether in first predetermined current section；
The control subelement, for judging that the bridge arm current is in the described first default electricity when the third judgment sub-unit
When flowing in section, keep last moment the second switch pipe and third switching tube to cut-off state constant.
8. three-level inverter pwm pulse according to claim 6 seals wave apparatus, which is characterized in that described control unit,
Further include：4th judgment sub-unit；
4th judgment sub-unit, for judging whether the bridge arm current is more than first predetermined current, or, judging institute
State whether bridge arm current is less than second predetermined current；
The control subelement, for judging that the bridge arm current is more than the described first default electricity when the 4th judgment sub-unit
Stream, or, when the 4th judgment sub-unit judges that the bridge arm current is less than second predetermined current, control described second is opened
Third switching tube described in Guan Guanhe is turned off.
9. three-level inverter pwm pulse according to claim 6 seals wave apparatus, which is characterized in that described control unit,
Further include：5th judgment sub-unit；
5th judgment sub-unit, for judging whether the bridge arm current is located in the second predetermined current section [- I3, I3]
And maintain the second predetermined amount of time；
The control subelement, for judging that the bridge arm current is located at the second predetermined current area when the 5th judgment sub-unit
Between in [- I3, I3] and when maintaining the second predetermined amount of time, control the second switch pipe and the third switching tube be turned off,
Complete envelope wave process；
Wherein, I1>I3>0 and I3<|I2|.
10. a kind of three-level inverter pwm pulse seals wave apparatus, it is applied to T-type and 1 type three-level inverter, the inverter
Including：First switch pipe, second switch pipe, third switching tube and the 4th switching tube；It is characterized in that, the device includes：It receives
Unit and control unit；
The receiving unit is sent to the control for receiving pwm pulse envelope wave instruction, and by pwm pulse envelope wave instruction
Unit processed；
Described control unit, for being sealed according to pwm pulse, wave instruction controls the first switch pipe and the 4th switching tube closes
It is disconnected, the second switch pipe and third switching tube shutdown are controlled after the first preset time period again；It is additionally operable to default with first
Period controls the second switch pipe and the third switching tube alternately opens third predetermined amount of time, then completes envelope wave mistake
Journey；
First predetermined period is different from the period of the pwm pulse.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201511004863.7A CN105552851B (en) | 2015-12-28 | 2015-12-28 | A kind of three-level inverter pwm pulse envelope wave method and device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201511004863.7A CN105552851B (en) | 2015-12-28 | 2015-12-28 | A kind of three-level inverter pwm pulse envelope wave method and device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN105552851A CN105552851A (en) | 2016-05-04 |
| CN105552851B true CN105552851B (en) | 2018-10-02 |
Family
ID=55831867
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201511004863.7A Active CN105552851B (en) | 2015-12-28 | 2015-12-28 | A kind of three-level inverter pwm pulse envelope wave method and device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN105552851B (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106230292B (en) * | 2016-08-17 | 2019-02-01 | 阳光电源股份有限公司 | A kind of pwm pulse of three-level inverter puts wave method and controller |
| CN106887965B (en) * | 2017-04-26 | 2019-05-31 | 阳光电源股份有限公司 | Control method, control device and the inverter of multi-electrical level inverter |
| CN109450283B (en) * | 2018-12-14 | 2020-03-31 | 国网智能科技股份有限公司 | Drive circuit for NPC three-level topology and application |
| CN110649831B (en) | 2019-05-10 | 2021-04-13 | 阳光电源股份有限公司 | Shutdown wave-sealing control method of multi-level inverter circuit and application device thereof |
| CN112688274A (en) * | 2020-12-08 | 2021-04-20 | 特变电工西安电气科技有限公司 | Fault wave sealing method for photovoltaic grid-connected inverter |
| CN113765337B (en) * | 2021-11-10 | 2022-02-22 | 青岛鼎信通讯股份有限公司 | Self-checking method for T-type three-level inverter switching tube applied to SVG |
| CN114024436B (en) * | 2022-01-10 | 2022-03-22 | 浙江日风电气股份有限公司 | T-type three-level shutdown control method, device and system |
| CN114900027B (en) * | 2022-07-14 | 2022-11-15 | 阳光电源股份有限公司 | Converter and wave-sealing control method thereof |
| CN115242063A (en) * | 2022-09-26 | 2022-10-25 | 浙江日风电气股份有限公司 | Inverter control method, system, device and storage medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4449283B2 (en) * | 2002-09-11 | 2010-04-14 | 富士電機システムズ株式会社 | PWM inverter control method |
| CN102868291A (en) * | 2012-09-19 | 2013-01-09 | 华为技术有限公司 | Diode neutral point clamped three-level inverter current limiting control method and related circuit thereof |
| CN103944148A (en) * | 2014-04-17 | 2014-07-23 | 华为技术有限公司 | T-type three-level inverter protecting method and device and inverter circuit |
| CN104377659A (en) * | 2013-08-16 | 2015-02-25 | 力博特公司 | Wave sealing-wave unsealing method and device, wave unsealing method and device and inverter circuit |
| CN104518697A (en) * | 2013-09-30 | 2015-04-15 | 艾默生网络能源有限公司 | Current limit control method and current limit control device of three-level inverter |
-
2015
- 2015-12-28 CN CN201511004863.7A patent/CN105552851B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4449283B2 (en) * | 2002-09-11 | 2010-04-14 | 富士電機システムズ株式会社 | PWM inverter control method |
| CN102868291A (en) * | 2012-09-19 | 2013-01-09 | 华为技术有限公司 | Diode neutral point clamped three-level inverter current limiting control method and related circuit thereof |
| CN104377659A (en) * | 2013-08-16 | 2015-02-25 | 力博特公司 | Wave sealing-wave unsealing method and device, wave unsealing method and device and inverter circuit |
| CN104518697A (en) * | 2013-09-30 | 2015-04-15 | 艾默生网络能源有限公司 | Current limit control method and current limit control device of three-level inverter |
| CN103944148A (en) * | 2014-04-17 | 2014-07-23 | 华为技术有限公司 | T-type three-level inverter protecting method and device and inverter circuit |
Non-Patent Citations (1)
| Title |
|---|
| UPS MOSFET 三电平逆变器开关管电压应力分析;赵炀等;《电力电子技术》;20080531;第42卷(第5期);第1-2页，第44页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN105552851A (en) | 2016-05-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105552851B (en) | A kind of three-level inverter pwm pulse envelope wave method and device | |
| CN107276388B (en) | PFC circuit and variable frequency air conditioner | |
| JP6186357B2 (en) | Power converter | |
| CN107957546A (en) | A kind of detection method and equipment of grid-connected inverters AC relay | |
| CN105207439B (en) | It is a kind of that there is the switched reluctance motor system and its method for diagnosing faults of fault tolerance based on splitting phase tap | |
| CN104158429A (en) | Three-level photovoltaic inverter pulse width modulation method and modulator | |
| CN108418455B (en) | A kind of control method of multi-electrical level inverter, device and inverter | |
| CN107733271A (en) | A kind of circuit structure and method for realizing three-level inverter circuit neutral-point potential balance | |
| CN106849722A (en) | A kind of modified HERIC single-phase inverters | |
| CN101860249A (en) | Three-level inverter and zero-crossing switching logic control method thereof | |
| CN106301046A (en) | A kind of multi-electrical level inverter and flying capacitor pre-charge circuit thereof | |
| RU2561913C1 (en) | Control method for multizone reversible converter of single-phase direct current | |
| CN109617445B (en) | DC side charging soft start circuit and method for five-level converter | |
| CN103532423B (en) | Complex controll current source type combining inverter under a kind of rest frame | |
| CN208849663U (en) | Inverter protection circuit and servo device | |
| CN108448695A (en) | Electric vehicle integrated charge device and charge control method | |
| CN108899943A (en) | Three-phase motor inversion drive control circuit and its control method based on battery pack H bridge cascaded structure | |
| CN105226980B (en) | A kind of four electrical level inverter low voltage traversing control methods and system | |
| CN207766156U (en) | Realize circuit structure, welding machine, electrolysis water power supply and the charger of three-level inverter circuit neutral-point potential balance | |
| CN208596953U (en) | Three-phase motor inversion drive control circuit based on battery pack H bridge cascaded structure | |
| CN208046288U (en) | Electric vehicle integrated charge device | |
| CN206894541U (en) | High-power brushless direct current generator torque ripple control device | |
| CN106887965B (en) | Control method, control device and the inverter of multi-electrical level inverter | |
| CN107546996B (en) | A kind of modulator approach of the three-level current transformer of gamut neutral-point potential balance | |
| CN115864835A (en) | Single-phase alternating current battery pack module |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |