CN105552113A - Radiation sensitive field effect transistor and preparation method thereof - Google Patents

Radiation sensitive field effect transistor and preparation method thereof Download PDF

Info

Publication number
CN105552113A
CN105552113A CN201610111860.1A CN201610111860A CN105552113A CN 105552113 A CN105552113 A CN 105552113A CN 201610111860 A CN201610111860 A CN 201610111860A CN 105552113 A CN105552113 A CN 105552113A
Authority
CN
China
Prior art keywords
layer
silicon dioxide
preparation
electrode
effect transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610111860.1A
Other languages
Chinese (zh)
Other versions
CN105552113B (en
Inventor
王漪
张晓密
伦志远
丛瑛瑛
董俊辰
赵飞龙
韩德栋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Peking University
Original Assignee
Peking University
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Peking University filed Critical Peking University
Priority to CN201610111860.1A priority Critical patent/CN105552113B/en
Publication of CN105552113A publication Critical patent/CN105552113A/en
Application granted granted Critical
Publication of CN105552113B publication Critical patent/CN105552113B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/10Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
    • H01L29/1025Channel region of field-effect devices
    • H01L29/1029Channel region of field-effect devices of field-effect transistors
    • H01L29/1033Channel region of field-effect devices of field-effect transistors with insulated gate, e.g. characterised by the length, the width, the geometric contour or the doping structure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/12Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
    • H01L29/16Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only elements of Group IV of the Periodic Table
    • H01L29/1606Graphene
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007Multistep manufacturing processes
    • H01L29/66075Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409Unipolar field-effect transistors
    • H01L29/66477Unipolar field-effect transistors with an insulated gate, i.e. MISFET

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Thin Film Transistor (AREA)

Abstract

The invention discloses a radiation sensitive field effect transistor (RadFET) on a silicon substrate and a preparation method thereof. The insulation channel layers of the device sequentially include a silicon dioxide layer prepared by a wetting method, graphene film and a silicon dioxide layer prepared by a dry method. The multiple layers of grapheme material are used as the channel layers, thus the sensitivity of a RadFET detector is increased; the loose silicon dioxide layer prepared by the wet method plays a role in buffering, thus damage to the device caused by high-energy particle radiation can be effectively relieved, meanwhile the interface problem caused by direct contact of the graphene film and source and drain electrodes is avoided, and the service life and performance of the device are enhanced. In addition, the silicon dioxide layer prepared by the dry method is subjected to the ion implantation technology, high-concentration impurity traps are introduced, the threshold voltage of the device can be effectively adjusted, source and drain contact resistances can be reduced at the same time, and the sensitivity of the device can be increased. The RadFET detector is simple in process, low in preparation cost, applicable to detection on total radiation dose, and wide in application prospect.

Description

A kind of radiosensitive field-effect transistor and preparation method thereof
Technical field
The invention belongs to field of manufacturing semiconductor devices, be specifically related to design and the preparation method of the radiosensitive field-effect transistor (RadFET) on a kind of silicon substrate.
Background technology
RadFET detector is mainly used in the measurement of space radiation accumulated dose, can estimate spacecraft electronic devices and components, influence degree that material and facility is subject to space radiation.Due to one of factor that total radiation dosage is electronic component failure, the monitoring of space radiation accumulated dose can provide engineering data for the design of satellite long-life.There is complicated radiation environment in space, mainly comprises particle radiation and electromagnetic radiation.The safety etc. of these space radiations to aircraft material, electronic device, equipment and aircrew constitutes serious threat, therefore develop advanced radiation detector and correlation detection technology, research space environment to the impact of spacecraft and spacefarer, become one of important content of aerospace engineering safety guarantee.In addition, in non-space field, RadFET detector can also be applied to the detection (as radiating medical, radiation experiments, integrated circuit fabrication process line and various big-and-middle-sized detecting devicess etc.) of various terrestrial surface radiation metering.
The operation principle of radiation detector, based on the interaction between particle and material, is mainly used to observe the microphenomenon of radiation and particle and study.RadFET detector can be obtained according to the principle of MOSFET to the gate oxide charge sensitive of device.In RadFET detector, thick grating oxide layer excites, ionizes under the effect of ray, produces electron-hole pair.Electronics is overflowed from grid under electric field action, hole is then fixed to Oxide trapped charge, thus changes the threshold voltage of MOSFET, and passes through relevant reading circuit and amplify, the output voltage signal obtained is consistent with the absorbed dose of region, detects radiation source.
Different according to from the interactional material of high energy particle, can be divided into gas detector, scintillation detector, semiconductor detector and other detectors by common radiation detector.By contrast, semiconductor RadFET detector have be convenient to integrated, volume is little, the advantage such as lightweight, low in energy consumption, is a kind ofly desirable to penetrate radiation dose detector, can be widely used in the fields such as Aero-Space detection, nuclear industry protection and medical radiation.
At present, about the preparation research of RadFET detector and the exploration of its irradiation model are deepening continuously, such as the factor such as oxidated layer thickness, technique is to the research of detector sensitivity, and adjusting thresholds injects the research etc. to detector performance.The excellent specific property of grapheme material makes it relatively be applicable to being applied to RadFET detector, and is in the infancy based on the correlative study of the RadFET detector of Graphene.
Summary of the invention
The object of the present invention is to provide a kind of preparation method of radiosensitive field-effect transistor (RadFET), be intended to the performance improving RadFET detector.
Technical scheme of the present invention is:
Based on a field-effect transistor for graphene film material, comprise substrate, gate electrode, gate medium, channel layer and source-drain electrode.Wherein, substrate is monocrystalline silicon, substrate forms gate electrode, gate electrode forms gate dielectric layer, gate dielectric layer is formed isolation trench channel layer, insulated trenches layer material is by loose silicon dioxide layer, the semiconductor graphene film layer (raising sensitivity) of wet-layer preparation, and on graphene film, dry process one deck compact silicon dioxide layer is formed, and forms source electrode and drain electrode respectively at the two ends of channel layer.
The preparation method of radiosensitive field-effect transistor of the present invention comprises the following steps:
1) grow layer of conductive film on a silicon substrate, chemical wet etching forms gate electrode;
2) photoetching gate dielectric layer and channel layer pattern, continuous dry process preparation growth gate dielectric layer, loose silicon dioxide layer in isolation trench channel layer adopts wet processing preparation, cover graphene film layer, dry process one deck compact silicon dioxide layer on graphene film, by ion implantation, top layer silicon dioxide is adulterated subsequently, obtain channel layer;
3) grow layer of conductive film, chemical wet etching forms source electrode and drain electrode;
4) grow one deck passivation dielectric layer, chemical wet etching forms the fairlead of gate electrode, source electrode and drain electrode;
5) grow layer of metal film, chemical wet etching forms metal electrode and interconnection.
Wherein:
In step 1) in, gate electrode adopts the electric conducting material such as metallic aluminium Al or Titanium Ti;
In step 2) in, the material of gate dielectric layer is the insulating material such as silicon dioxide; Isolation trench channel layer silicon dioxide is obtained by wet process oxidation technology, and its structure is the silicon dioxide layer comparatively loosened.
In step 2) in, use and have the graphene film of high connductivity characteristic of semiconductor, thickness is individual layer or 2 ~ 4 layers, and the silicon oxide layer that graphene film covers is obtained by dry oxidation.Select phosphorus or boron ion to carry out ion implantation, form the silica of N or P type doping;
In step 3) in, the conductive film of source electrode and drain electrode adopts the transparent conductive material such as tin indium oxide ITO or zinc oxide aluminum AZO.
The design parameter of radiosensitive field-effect transistor is: the breadth length ratio (W/L) of device is at 300/15 ~ 700/100 (micron); Channel layer thickness in 200 ~ 800 nanometers, wherein: the loose silicon dioxide layer of wet-layer preparation is in 150 ~ 700 nanometers.
Beneficial effect of the present invention:
The invention provides design of the radiosensitive field-effect transistor (RadFET) on a kind of silicon substrate and preparation method thereof, adopt the channel layer of single or multiple lift grapheme material as device of high connductivity characteristic of semiconductor, enhance RadFET detector sensitivity, loose silicon oxide layer under graphene film layer plays cushioning effect, effectively can slow down the device damage that High energy particles Radiation brings, avoid graphene film simultaneously and directly contact with electrode the interface problem brought, improve life-span and the performance of device.In addition, ion implantation technology is carried out to the silica in channel layer, introduce the particle trap of higher concentration, can the threshold voltage of effective adjusting device, reduce source-drain contact resistance, enhance device sensitivity simultaneously.This RadFET detector technique is simple, preparation cost is low, is applicable to the detection of total radiation dose, is with a wide range of applications.
Accompanying drawing explanation
Fig. 1 is the profile of the radiosensitive field-effect transistor of the present invention (RadFET);
Fig. 2 is the vertical view of the radiosensitive field-effect transistor of the present invention (RadFET);
Fig. 3 (a) ~ (g) sequentially show the preparation method of the radiosensitive field-effect transistor of the present invention (RadFET) and the main technological steps of this device embodiment.Wherein, (a) structural representation that is silicon substrate; B () is for forming the processing step of gate electrode; C () is for forming the processing step of gate dielectric layer and channel layer ground floor; D () is for preparing the processing step of Graphene transfer in channel layer; E () is the processing step of channel layer the superiors silicon dioxide layer; F () is ion implantation process step for preparing channel layer; G () is for forming the processing step of source electrode and drain electrode.
Embodiment
Below in conjunction with accompanying drawing, by specific embodiment, set forth the present invention further.
As depicted in figs. 1 and 2, field-effect transistor of the present invention comprises: the wet oxygen silicon dioxide layer 4 in substrate 1, gate electrode 2, gate dielectric layer 3, isolation trench channel layer, graphene film 5, dry oxygen silicon dioxide layer 6, source-drain electrode 7.Wherein, form gate electrode 2 on substrate 1, gate electrode 2 is formed gate dielectric layer 3, and gate dielectric layer 3 is formed isolation trench channel layer 4,5,6, and the two ends on channel layer 6 form source-drain electrode 7. respectively
An embodiment of field transistor preparation method of the present invention, by shown in Fig. 3 (a) to (g), comprises the following steps:
1) adopt monocrystalline silicon as device substrate 1, as shown in Fig. 3 (a), adopt dc sputtering processes to grow the metal Ti of one deck 10 ~ 150 nanometer thickness on substrate 1, then etch gate electrode 2, as shown in Fig. 3 (b);
2) use dry method-wet oxidation to form the silicon dioxide layer of 100 ~ 500 nanometer thickness, obtain the ground floor 4 of gate dielectric layer 3 and isolation trench channel layer.Photoetching process is used to obtain gate oxide and channel layer pattern, as shown in Fig. 3 (c); Wherein after dry method growth silicon dioxide 50 nanometer, direct wet method growth silica 1 50 ~ 700 nanometer.
3) by the individual layer of high connductivity semiconductor for preparing or 2 ~ 4 layer graphene film transfer to isolation trench channel layer 4, as shown in Fig. 3 (d) 4.
4) carry out isolation trench channel layer 6 silicon dioxide growth, adopt dry method growth silicon dioxide 50 nanometer, as shown in Fig. 3 (e) 6;
5) by ion implantation to step 4) in the top layer silicon dioxide of gained carry out boron ion doping.As shown in Fig. 3 (f);
6) adopt magnetron sputtering technique to grow one deck ITO conductive film, its thickness is 20 ~ 200 nanometers, and photoetching, etching form source electrode and drain electrode 7, as shown in Fig. 3 (g);
7) grow one deck silicon nitride passivation dielectric layer according to standard technology, photoetching, etching form the fairlead of gate electrode, source electrode and drain electrode;
8) grow layer of metal Al or transparent conductive film, photoetching, etching form electrode and interconnection.
It is finally noted that the object publicizing and implementing example is to help to understand the present invention further, but it will be appreciated by those skilled in the art that: without departing from the spirit and scope of the invention and the appended claims, various substitutions and modifications are all possible.Therefore, the present invention should not be limited to the content disclosed in embodiment, and the scope that the scope of protection of present invention defines with claims is as the criterion.

Claims (8)

1. the field-effect transistor based on graphene film material, comprise substrate, gate electrode, gate medium, channel layer and source-drain electrode, wherein, substrate is monocrystalline silicon, and substrate forms gate electrode, and gate electrode forms gate dielectric layer, gate dielectric layer is formed isolation trench channel layer, form source electrode and drain electrode respectively at the two ends of channel layer, it is characterized in that, described isolation trench channel layer is followed successively by: the silicon dioxide layer of the silicon dioxide layer of wet-layer preparation, graphene film and dry process.
2. field-effect transistor as claimed in claim 1, it is characterized in that, described graphene film is individual layer or 2 ~ 4 layer graphene materials.
3. field-effect transistor as claimed in claim 1, is characterized in that, described insulated trenches layer thickness in 200 ~ 800 nanometers, wherein: the silicon dioxide layer of wet-layer preparation is in 150 ~ 700 nanometers.
4. the preparation method of field-effect transistor as claimed in claim 1, comprises the following steps:
1) grow layer of conductive film on a silicon substrate, chemical wet etching forms gate electrode;
2) photoetching gate dielectric layer and channel layer pattern, continuous growth gate dielectric layer, wet processing prepares silicon dioxide layer, cover graphene film layer subsequently, on graphene film, dry method grows one deck compact silicon dioxide, by ion implantation, top layer silicon dioxide is adulterated subsequently, obtain channel layer;
3) grow layer of conductive film, chemical wet etching forms source electrode and drain electrode;
4) grow one deck passivation dielectric layer, chemical wet etching forms the fairlead of gate electrode, source electrode and drain electrode;
5) grow layer of metal film, chemical wet etching forms metal electrode and interconnection.
5. preparation method as claimed in claim 4, is characterized in that, step 1) in, gate electrode adopts metallic aluminium Al or Titanium Ti.
6. preparation method as claimed in claim 4, is characterized in that, step 2) in, gate dielectric layer is silicon dioxide insulator material prepared by dry process.
7. preparation method as claimed in claim 4, is characterized in that, in step 2) in, select phosphorus or boron ion to carry out ion implantation, form the silicon dioxide of N or P type doping.
8. preparation method as claimed in claim 4, is characterized in that, in step 3) in, the conductive film of source electrode and drain electrode adopts tin indium oxide ITO or zinc oxide aluminum AZO transparent conductive material.
CN201610111860.1A 2016-02-29 2016-02-29 A kind of radiosensitive field-effect transistor and preparation method thereof Active CN105552113B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610111860.1A CN105552113B (en) 2016-02-29 2016-02-29 A kind of radiosensitive field-effect transistor and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610111860.1A CN105552113B (en) 2016-02-29 2016-02-29 A kind of radiosensitive field-effect transistor and preparation method thereof

Publications (2)

Publication Number Publication Date
CN105552113A true CN105552113A (en) 2016-05-04
CN105552113B CN105552113B (en) 2018-07-13

Family

ID=55831196

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610111860.1A Active CN105552113B (en) 2016-02-29 2016-02-29 A kind of radiosensitive field-effect transistor and preparation method thereof

Country Status (1)

Country Link
CN (1) CN105552113B (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108615786A (en) * 2018-05-30 2018-10-02 上海大学 Radiosensitive field-effect transistor of cadmium-zinc-teiluride and preparation method thereof
CN109196320A (en) * 2016-05-30 2019-01-11 多次元能源系统研究集团 High sensor and its manufacturing method with the transparent conductive film with crack
CN110911521A (en) * 2019-11-22 2020-03-24 西安交通大学 Multi-band graphene detector with multilayer coupling structure and preparation process thereof
CN111142146A (en) * 2019-12-26 2020-05-12 兰州空间技术物理研究所 Portable radiation dosimeter
CN113410135A (en) * 2021-06-15 2021-09-17 西安微电子技术研究所 Method for manufacturing anti-radiation junction field effect transistor
CN114864708A (en) * 2022-05-06 2022-08-05 北京交通大学 Multi-grid graphene field effect transistor type photoelectric sensor and preparation method thereof
CN115188825A (en) * 2022-07-04 2022-10-14 弘大芯源(深圳)半导体有限公司 Method for manufacturing radiation-resistant metal oxide semiconductor field effect device and manufacturing method thereof

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157548A (en) * 2011-02-15 2011-08-17 复旦大学 Transistor based on graphene layer
CN102184858A (en) * 2011-04-07 2011-09-14 复旦大学 Preparation method of graphene field effect transistor
US9105853B2 (en) * 2011-12-01 2015-08-11 International Business Machines Corporation N-dopant for carbon nanotubes and graphene
US20150303315A1 (en) * 2014-04-22 2015-10-22 Uchicago Argonne, Llc All 2d, high mobility, flexible, transparent thin film transistor

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102157548A (en) * 2011-02-15 2011-08-17 复旦大学 Transistor based on graphene layer
CN102184858A (en) * 2011-04-07 2011-09-14 复旦大学 Preparation method of graphene field effect transistor
US9105853B2 (en) * 2011-12-01 2015-08-11 International Business Machines Corporation N-dopant for carbon nanotubes and graphene
US20150303315A1 (en) * 2014-04-22 2015-10-22 Uchicago Argonne, Llc All 2d, high mobility, flexible, transparent thin film transistor

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109196320A (en) * 2016-05-30 2019-01-11 多次元能源系统研究集团 High sensor and its manufacturing method with the transparent conductive film with crack
US11796403B2 (en) 2016-05-30 2023-10-24 Seoul National University R&Db Foundation High-sensitivity sensor having crack-containing transparent conductive thin film and method for preparing same
CN108615786A (en) * 2018-05-30 2018-10-02 上海大学 Radiosensitive field-effect transistor of cadmium-zinc-teiluride and preparation method thereof
CN108615786B (en) * 2018-05-30 2020-01-17 上海大学 Cadmium zinc telluride radiation sensitive field effect transistor and preparation method thereof
CN110911521A (en) * 2019-11-22 2020-03-24 西安交通大学 Multi-band graphene detector with multilayer coupling structure and preparation process thereof
CN111142146A (en) * 2019-12-26 2020-05-12 兰州空间技术物理研究所 Portable radiation dosimeter
CN113410135A (en) * 2021-06-15 2021-09-17 西安微电子技术研究所 Method for manufacturing anti-radiation junction field effect transistor
CN113410135B (en) * 2021-06-15 2023-06-30 西安微电子技术研究所 Manufacturing method of anti-radiation junction field effect transistor
CN114864708A (en) * 2022-05-06 2022-08-05 北京交通大学 Multi-grid graphene field effect transistor type photoelectric sensor and preparation method thereof
CN115188825A (en) * 2022-07-04 2022-10-14 弘大芯源(深圳)半导体有限公司 Method for manufacturing radiation-resistant metal oxide semiconductor field effect device and manufacturing method thereof
CN115188825B (en) * 2022-07-04 2024-01-30 弘大芯源(深圳)半导体有限公司 Method for manufacturing radiation-resistant metal oxide semiconductor field effect device

Also Published As

Publication number Publication date
CN105552113B (en) 2018-07-13

Similar Documents

Publication Publication Date Title
CN105552113A (en) Radiation sensitive field effect transistor and preparation method thereof
Schmid et al. A neutron sensor based on single crystal CVD diamond
Foxe et al. Graphene field-effect transistors on undoped semiconductor substrates for radiation detection
Wang et al. GaN-based PIN alpha particle detectors
Su et al. High performance hydrogen/oxygen terminated CVD single crystal diamond radiation detector
Ciavatti et al. Charged-particle spectroscopy in organic semiconducting single crystals
Goldan et al. A field‐shaping multi‐well avalanche detector for direct conversion amorphous selenium
Zhang et al. Investigation on energy resolution of CsPbBr 3 detectors: from charge transport behavior to device configuration
Muminov et al. Special features of formation of high-performance semiconductor detectors based on αSi-Si (Li) heterostructures
Geng et al. Charge transport mechanism of self-powered GaN pin α-particle detector
Wang et al. Transient current analysis of a GaN radiation detector by TCAD
Fernandez-Martinez et al. Low Gain Avalanche Detectors for high energy physics
Arinero et al. High fluence 1.8 MeV proton irradiation effects on n-type MOS capacitors
Wang et al. 60Co gamma radiation effect on AlGaN/AlN/GaN HEMT devices
CN103280409A (en) Method for producing junction field effect transistor
Bhat et al. Capacitance and conductance studies on silicon solar cells subjected to 8 MeV electron irradiations
EP3887869B1 (en) Hydrogenated amorphous silicon detector
Zhu et al. Effects of 10áMeV electron irradiation on the characteristics of gallium-nitride-based pin alpha-particle detectors
Brudanin et al. The Characteristics of Detectors Based on Cadmium− Zinc− Tellurium Crystals
CN107452831A (en) A kind of carborundum detection diode and preparation method
Alberton et al. Neutron-Induced Radiation Effects in UMOS Transistor
Kordyasz et al. Response to heavy ions and fission fragments of the monolithic silicon E–ΔE telescopes produced by the Quasi-Selective Epitaxy
Vizkelethy et al. Nuclear microprobe investigation of the effects of ionization and displacement damage in vertical, high voltage GaN diodes
Kabalnov et al. Investigation into the radiation hardness of photodiodes based on silicon-on-sapphire structures
Yang et al. Development of pin radiation detectors based on semi-insulating 4H-SiC substrate via dual-face ion implantation

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant